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Abstract
In this work concepts and circuits for local clock generation in low-power hetero-
geneous multiprocessor systems-on-chip (MPSoCs) are researched and developed.
The targeted systems feature a globally asynchronous locally synchronous (GALS)
clocking architecture and advanced power management functionality, as for example
fine-grained ultra-fast dynamic voltage and frequency scaling (DVFS). To enable
this functionality compact clock generators with low chip area, low power con-
sumption, wide output frequency range and the capability for ultra-fast frequency
changes are required. They are to be instantiated individually per core. For this
purpose compact all digital phase-locked loop (ADPLL) frequency synthesizers are
developed. The bang-bang ADPLL architecture is analyzed using a numerical sys-
tem model and optimized for low jitter accumulation. A 65nm CMOS ADPLL
is implemented, featuring a novel active current bias circuit which compensates
the supply voltage and temperature sensitivity of the digitally controlled oscillator
(DCO) for reduced digital tuning effort. Additionally, a 28nm ADPLL with a new
ultra-fast lock-in scheme based on single-shot phase synchronization is proposed.
The core clock is generated by an open-loop method using phase-switching between
multi-phase DCO clocks at a fixed frequency. This allows instantaneous core fre-
quency changes for ultra-fast DVFS without re-locking the closed loop ADPLL.
The sensitivity of the open-loop clock generator with respect to phase mismatch
is analyzed analytically and a compensation technique by cross-coupled inverter
buffers is proposed.
The clock generators show small area (0.0097mm2 (65nm), 0.00234mm2 (28nm)),
low power consumption (2.7mW (65nm), 0.64mW (28nm)) and they provide core
clock frequencies from 83MHz to 666MHz which can be changed instantaneously.
The jitter performance is compliant to DDR2/DDR3 memory interface specifica-
tions. Additionally, high-speed clocks for novel serial on-chip data transceivers are
generated. The ADPLL circuits have been verified successfully by 3 testchip im-
plementations. They enable efficient realization of future low-power MPSoCs with
advanced power management functionality in deep-submicron CMOS technologies.
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Kurzfassung
In dieser Arbeit werden Konzepte und Schaltungen zur lokalen Takterzeugung in he-
terogenen Multiprozessorsystemen (MPSoCs) mit geringer Verlustleistung erforscht
und entwickelt. Diese Systeme besitzen eine global-asynchrone lokal-synchrone Ar-
chitektur sowie Funktionalita¨t zum Power Management, wie z.B. das feingranulare,
schnelle Skalieren von Spannung und Taktfrequenz (DVFS). Um diese Funktiona-
lita¨t zu realisieren werden kompakte Taktgeneratoren beno¨tigt, welche eine kleine
Chipfla¨che einnehmen, wenig Verlustleitung aufnehmen, einen weiten Bereich an
Ausgangsfrequenzen erzeugen und diese sehr schnell a¨ndern ko¨nnen. Sie sollen in-
dividuell pro Prozessorkern integriert werden. Dazu werden kompakte volldigitale
Phasenregelkreise (ADPLLs) entwickelt, wobei eine bang-bang ADPLL Architektur
numerisch modelliert und fu¨r kleine Jitterakkumulation optimiert wird. Es wird ei-
ne 65nm CMOS ADPLL implementiert, welche eine neuartige Kompensationsschla-
tung fu¨r den digital gesteuerten Oszillator (DCO) zur Verringerung der Sensitivita¨t
bezu¨glich Versorgungsspannung und Temperatur beinhaltet. Zusa¨tzlich wird eine
28nm CMOS ADPLL mit einer neuen Technik zum schnellen Einschwingen un-
ter Nutzung eines Phasensynchronisierers realisiert. Der Prozessortakt wird durch
ein neuartiges Phasenmultiplex- und Frequenzteilerverfahren erzeugt, welches es
ermo¨glicht die Taktfrequenz sofort zu a¨ndern um schnelles DVFS zu realisieren.
Die Sensitivita¨t dieses Frequenzgenerators bezu¨glich Phasen-Mismatch wird theo-
retisch analysiert und durch Verwendung von kreuzgekoppelten Taktversta¨rkern
kompensiert.
Die hier entwickelten Taktgeneratoren haben eine kleine Chipfla¨che (0.0097mm2
(65nm), 0.00234mm2 (28nm)) und Leistungsaufnahme (2.7mW (65nm), 0.64mW
(28nm)). Sie stellen Frequenzen von 83MHz bis 666MHz bereit, welche sofort gea¨ndert
werden ko¨nnen. Die Schaltungen erfu¨llen die Jitterspezifikationen von DDR2/DDR3
Speicherinterfaces. Zusa¨tzliche ko¨nnen schnelle Takte fu¨r neuartige serielle on-Chip
Verbindungen erzeugt werden. Die ADPLL Schaltungen wurden erfolgreich in 3
Testchips erprobt. Sie ermo¨glichen die effiziente Realisierung von zuku¨nftigen MP-
SoCs mit Power Management in modernsten CMOS Technologien.
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1 Introduction
Multiprocessor Systems on Chip (MPSoCs) are integrated circuits which contain
multiple processing cores. They are key components of modern electronic systems
and widely used for applications in mobile communications [Ram07, LWB+08], au-
tomotive electronics [HHN+10] or high-performance computing [RBB+11, MKO+12].
The integration of high compute power and various functionality within a single
silicon die can significantly reduce its mechanical footprint, costs and energy con-
sumption. Especially costly off-chip data transmission can be reduced significantly
if more of the overall system components are integrated into one chip.
The trend towards multi-core processor chips has been heavily driven by desk-
top computing and high-performance computing, where an increased number of
cores can directly provide higher computational performance. In these application
scenarios low power consumption is not the primary system optimization target.
Typically these systems are homogeneous MPSoCs, containing a number of equal
cores [VHR+08, RBB+11, MKO+12]. In contrast to that, heterogeneous MPSoCs
contain various cores with specialized functionality. A current trend is the integra-
tion of central processing units (CPUs) and graphics processing units (GPUs) into a
system-on-chip (SoC) [DGJ+12] for mobile and desktop computing. A significantly
higher degree of core diversity can be found in MPSoCs for mobile communication
systems [Ram07], where it is essential to support a wide range of communication
standards, while being restricted to low power consumption when these MPSoCs are
used in mobile devices. Typically communication MPSoCs include general purpose
processors (e.g. reduced instruction set computing (RISC) cores), digital signal pro-
cessors (DSPs) [LWB+08] and dedicated hardware accelerators for communication
algorithms (e.g. fast Fourier transform (FFT) [JSC+12], multiple input multiple
output (MIMO) detection [WKA+12]). The powerful signal processing capabil-
ity of modern MPSoCs requires high bandwidth I/O interfaces, e.g. to field pro-
grammable gate arrays (FPGAs) [SEH+12, SSP+11] or external memory chips via
DDR2 or DDR3 interfaces [JED09], [JED10]) with low power consumption. Fig. 1.1
shows an example schematic of a heterogeneous MPSoC.
Clock signals are required in nearly all of todays digital circuits to define their
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Figure 1.1: Heterogeneous MPSoC example block diagram
internal timing. Depending on the application there are various constraints for
these clocks ranging from defined frequencies to good signal quality, as for example
low jitter. Modern MPSoCs typically contain tens to hundreds of different clock
domains. These clock signals have to be generated on-chip to minimize the number
of global I/O pins and external components. Especially the heterogeneity of system
cores and modules imposes challenges for flexible on-chip clock generation. New
solutions for these issues are developed in this work.
The scaling of modern complementary metal oxide semiconductor (CMOS) tech-
nologies [ITR11c] enables the integration of complex systems on a single chip. How-
ever, the capability of technology scaling with the number of producible devices on a
single die can not be followed by the ability of designing and verifying such large sys-
tems. This phenomenon is called design productivity gap [AWZ08, Lev04, ITR11b].
Heterogeneous MPSoCs which split its total functionality over separated cores are
one approach to this issue, since they allow re-use of design blocks (intellectual
property (IP) cores) to ease and speed up system design implementation [Bra99].
System complexity is then achieved by scaling up the number of cores, which im-
poses new challenges for system architecture, software implementation and on-chip
communication fabrics [Hen03, AWZ08]. Besides this, the main challenge of todays
integrated circuit design is to limit the system power consumption which comes with
increasing number of functionality and compute power on a single chip [ITR11c].
This can only be realized by application of advanced power management techniques
[KFA+07].
Silicon integration of future complex MPSoCs requires an infrastructure environ-
ment which provides the basic functionality for clocking, on-chip and off-chip data
communication as well as power management. In this work new concepts and cir-
cuits for clock generation within this MPSoC infrastructure are researched and
developed. State-of the art clock generation circuits which are available as IP do
not sufficiently cover requirements for advanced power management techniques and
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globally asynchronous locally synchronous (GALS) clocking architectures which re-
quire a large number of independent clock generators on a single chip. Often they
are designed to serve a dedicated purpose, as for example processor core clocking
or serial I/O link clocking [KMN+09]. They require large chip area because analog
circuit components are used [HMY10] or consume lots of power for generation of
ultra-low jitter clocks for a wide range of applications [TRF08].
To go beyond this, flexible clock generator solutions for heterogeneous MPSoCs are
researched in this work as illustrated in Fig. 1.2. The generators shall be able to
generate a wide range of output clock frequencies with low jitter and must be ca-
pable of ultra-fast frequency changes for advanced fine-grained power management.
Therefore they must be instantiated per-core within the MPSoC which requires
small chip area and low power consumption for reasonable costs and energy effi-
ciency. In contrast to dedicated clock generator designs [KMN+09] concepts for
clock generators that can be applied to a wide range of cores, thereby enabling
efficient design re-use for implementation of complex multi-core systems, are to be
developed here. With the introduction of new semiconductor technology nodes,
efficient design implementation is critical to achieve a reasonable time-to-market.
Therefore the clock generators are to be realized with as much digital content as
possible to allow easy porting to new target technologies with state-of-the-art au-
tomated design implementation flows.
clock
MPSoC core
generatorreference clock
special purpose clock
flexible core clock
PVT variations
low jitter
fast lock-in time
wide frequency rangelow power consumption
small chip area
low implementation effort
Figure 1.2: Flexible per-core clock generator for heterogeneous MPSoCs
The concepts and circuits that are researched and developed in this work are im-
plemented into functional MPSoC demonstrator testchips where they are used to
clock the system components. No dedicated stand-alone clock generator testchips
are to be realized. This raises additional constraints for circuit robustness with
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respect to process, voltage and temperature (PVT) variations, design verification,
system integration and measurement access for testability but focuses this research
to produce applicable results.
This research has been carried out as part of the ”CoolBaseStations” and ”Cool-
RF-28” projects as part of the Leading-Edge Cluster ”Cool Silicon”1, in which
the energy efficiency in information and communications technology (ICT) is to be
increased [EMF+12, EMF+13].
This work is structured as follows. In Ch. 2 a general overview over clocking ar-
chitectures, power management techniques and on-chip data transmission fabrics
in modern heterogeneous MPSoCs is given, from which constraints for clock gen-
eration are derived. Also the testchips that contain the circuits of this work are
introduced here. In Ch. 3 digitally controlled oscillators (DCOs) as key components
of integrated clock generators are presented. A DCO in 65nm CMOS technology
featuring a novel active current bias scheme and a DCO in an advanced 28nm
CMOS technology node are presented. Differential buffers for DCO clock distribu-
tion are presented and a theory on their phase alignment properties is developed.
In Ch. 4 ADPLLs concepts for clock frequency multiplication are presented and
circuit realizations in 65nm and 28nm are shown. Based on a numerical system
model, ADPLL architectures are analyzed and novel fast lock-in schemes are pro-
posed. The aspect of ultra-fast frequency changes for MPSoC power management is
solved by the open-loop clock generators which are presented in Ch. 5 and theoret-
ically analyzed for their phase mismatch sensitivity. Ch. 6 summarizes the results
of this work, shows application examples of the circuits that have been developed
here and gives an outlook to further work.
1www.cool-silicon.de, The Leading-Edge Cluster ”Cool Silicon” is sponsored by the German
Federal Ministry of Education and Research (BMBF) within the scope of its Leading-Edge
Cluster Competition
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As target application for the clock generator concepts and circuits of this work,
this chapter gives a detailed overview over heterogeneous MPSoCs. State-of-the
art concepts for clocking, power management and on-chip data transmission are
introduced and advanced novel techniques for ultra-fast dynamic voltage and fre-
quency scaling (DVFS) and energy efficient serial on-chip links, which have been
developed within research activities closely related to the main content of this work,
are reviewed. A core wrapper architecture is proposed here which encapsulates the
functional MPSoC cores into a common infrastructure framework, including the
clocking circuits. As result, key constraints for the clock generators as enablers for
these new energy efficient MPSoC infrastructure components are defined as basis
for the following chapters of this work.
2.1 Clocking Architectures
Clock signals as shown in Fig. 2.1 define the basic timing of sequential logic circuits
which are edge sensitive or level sensitive with respect to the clock. The main
property of a clock signal is its period T = 1/f . When two or more clocks have
to be considered in an integrated system, the phase can be used to describe their
relation. The phase difference between clock signals can also be considered in time
domain, where it is referred to as skew tskew [Fah05]. Non-idealities within the clock
signal can be described by jitter, denoting the statistical timing variation of events
(e.g. edges) or duty cycle distortion, describing the ration between logic high time
tclk,H and the signal period T , which is ideally 50%. The clocking architecture of a
MPSoC provides all sequential circuit parts with the required clock signals.
In synchronous designs all clocked elements receive a clock signal of equal period and
defined phase. Synchronous designs can be implemented efficiently using state-of-
the art synthesis and place&route flows, which can synthesize clock trees as shown
in Fig. 2.2(a) automatically [Fah05]. But large synchronous clock trees can cause
a significant part of the system power consumption [YB09]. The implementation
effort increases when the synchronous circuit part increases and the realization of
5
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Figure 2.1: Clock signal definition
small clock skew is a challenge. Especially for high performance microprocessors,
where large chip areas must be clocked synchronously at high frequencies clock skew
directly translates into performance degradation (reduced speed) because jitter and
skew are a higher fraction of the clock period. Clock skew reduction requires spe-
cial circuit techniques, as for example synchronous global clock meshes as shown in
Fig. 2.2(b) [SKDM10]. To reduce the power consumption of the clocking architec-
ture resonant clock grids [HG12], where inductive elements are inserted in the clock
mesh, are employed in state-of-the art X86 microprocessors [SAI+13]. However,
fine-granular clock gating for power reduction is not possible here.
Since modern SoCs contain various components they include commonly several
clock domains which are locally synchronous. The realization of dedicated clock
domains for individual circuit components has a lot of benefits, as for example:
• Integration of circuit components running with different clock frequencies at
the same time
• Different clock quality constraints for different circuit parts, e.g. low jitter
clocks for I/O interfaces
• Application of power management techniques (see Sec. 2.2), e.g. power shut
off, DVFS, adaptive voltage and frequency scaling (AVFS) [KFA+07]
• Easier timing closure for large multi-core integrated circuits, i.e. no large
global synchronous clock trees required, independent optimization of smaller
local clock trees possible.
• Reuse of pre-defined circuit hardmacros with internal clock trees for increased
design implementation efficiency
6
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MPSoC
reference clock
GEN
synchronous core
(a) globally synchronous with central
clock generator and clock tree
MPSoC
reference clock
GEN
synchronous core
global clock mesh
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clock generator and global clock mesh
MPSoC
reference clock
GEN
synchronous core
(c) globally asynchronous with central
clock generator
MPSoC
reference clock
GEN
synchronous core
(d) globally asynchronous locally syn-
chronous with local clock generators
Figure 2.2: Clocking styles of MPSoCs, combinations of the shown architectures are
possible
Based on the period and phase relation between the local clocks, different clocking
styles can be distinguished. In mesosynchronous circuits each of the local clocks
has the same nominal frequency but an unknown phase offset. In plesiochronous
circuits the nominal frequency of the clock domains is the same, but a time varying
phase shift can occur during system operation. Clock domains are considered to be
asynchronous, if both clock period and phase are arbitrarily and can change during
operation. This is referred to as GALS clocking architecture [YB09]. Based on
the clocking style, techniques for data-synchronization between the clock domains
must be employed [JAPR12]. Although GALS clocking architectures enable most
benefits as listed above, as for example fine-grained per-core DVFS, they require
the highest data synchronization effort. GALS systems have additional benefits
in reducing the electromagnetic interference and the supply and substrate noise of
MPSoCs [FKWG11].
The clock signals are typically generated by on-chip clock generators, which oper-
ate as frequency multiplier from an external reference clock signal (see Sec. 2.6).
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Advanced microprocessors feature dedicated clocking solutions [KMN+09]. They
include various clock generation circuits, which are directly adapted to their special
requirements for each clock domain, e.g. for clock skew reduction, low jitter and
good duty cycle. These circuits mainly are built up using special custom designed
phase-locked loop (PLL) clock generators for core and interface clocking. The 80
core processor from [VHR+08] uses mesosynchronous clocking with a single PLL
clock generator only, which does not allow individual per core frequency scaling.
Also in heterogeneous MPSoCs commonly centralized clock generators are used
which provide clocks for multiple cores or I/O interfaces [LWB+08] [RRH+11] as
shown in Fig. 2.2(c).
In GALS systems local clock generators are used for each of the cores [KFG+11] as
shown in Fig. 2.2(d). As example [Jip08] and [SLP08] use simple ring oscillators
for the GALS cores, which are not suitable for DVFS or for generation of low
jitter clocks at specified frequencies. Locally calibrated clock generators based on
controlled delay lines are used in [MTC+00], but no fast core frequency switching
is possible here which prevents fast DVFS performance level changes.
The application scenario which is covered by this work considers GALS MPSoCs
which use local clock generator for each core and I/O module, that are capable to
generate defined clock frequencies from a globally available reference clock signal,
as shown in Fig. 2.2(d). This enables maximum flexibility with respect to clock gen-
erator design reuse, on chip communication (see. Sec. 2.3) and power management
techniques (see. Sec. 2.2).
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2.2 Advanced Power Management Techniques
The reduction of power consumption and thereby increasing the energy efficiency,
which can be measured in Joule per computation, is essential for of complex MPSoCs.
In high performance computing applications the power consumption is the main
limiting constraint for system integration, because it directly effects the required
power supply and cooling infrastructure. Increasing the energy efficiency of high
performance computing systems with respect to the reduction of their CO2 emission
is currently addressed by many research projects, as for example within the Cool-
Silicon cluster of excellence [EMF+12, EMF+13]. Besides that, mobile applications
directly impose constraints for high energy efficiency of their electronic components
to increase battery lifetime [AF11]. In addition to well established power reduction
techniques, like clock gating, where the clock of non-active sequential circuit parts
is disabled, or power shut off, where non-active circuit parts are disconnected from
power supply [KFA+07], advanced techniques offer additional energy saving benefits
for system operation. Two of those techniques are briefly presented in the following
subsections and their requirements for flexible clock generation are highlighted.
2.2.1 Dynamic Voltage and Frequency Scaling
DVFS is a widely used power management technique to reduce the energy con-
sumption of MPSoCs [MB10]. In general, the power consumption of an integrated
digital circuit core can be expressed by
P =
V 2DD
Tcore
· C · a︸ ︷︷ ︸
dynamic
+VDD · Ileak︸ ︷︷ ︸
static
(2.1)
where C denotes an equivalent capacitance of the core logic devices and inter-
connects and a ∈ (0; 1) is the effective logic toggle rate. From this, the energy
consumption for a given core task is
Etask =
(
V 2DD
Tcore
· C · a+ VDD · Ileak
)
· ttask (2.2)
= V 2DD · ntask · C · a+ VDD · Ileak · Tcore · ntask (2.3)
where ntask denotes the number of clock cycles per task. Commonly, the static
leakage as second term in Eq. 2.1 and Eq. 2.3 is addressed by fine-grained runtime
power gating during idle periods of the core during system operation. A significant
reduction of the dynamic energy consumption is possible when scaling the supply
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voltage VDD. As example, for a processor core in 65nm CMOS technology, energy
per task reduction of up to 40% can be achieved [Zhe11]. At the same time the
core clock frequency 1/Tcore must be reduced to achieve timing error free operation
under the low voltage conditions.
plevel LUT
PMU
processor
core
clk gen
core wrapper
PMIC
(off chip) PL f [MHz] VDD [V]
0
1
2
3
100
333
166
250
0.9
1.2
1.1
1.0
core VDD
Figure 2.3: DVFS architecture block level schematic
A pair of a core frequency setting and a corresponding supply voltage is defined as
performance level (PL). For DVFS the PLs are stored in lookup tables, as visualized
in Fig. 2.3. These pairs are defined based on worst-case timing sign-off conditions
to ensure safe system operation at each PL with respect to PVT variations. A
power management unit (PMU) selects the PL for the active task based on its
control input from the MPSoC core manager which is scheduling the task execution
[AF10]. The frequency setting is fed to the core clock generator and the supply
voltage value is fed to a voltage regulator, which in conventional implementations
is often realized by off-chip power management ICs (PMICs).
t
VDD
task A
task B
idle
PSO@PL1 @PL3 @PL2
task C
t
fcore
Figure 2.4: Task performance level change scheme of conventional DVFS
An example DVFS switching scheme is shown in Fig. 2.4. A first task A runs at a low
PL. Then the PL is increased and the supply voltage is changed by reprogramming
the external PMIC. Depending on the used interface (e.g. I2C) this can take several
tens of microseconds. During this time the exact supply voltage of the core is not
10
Chapter 2. Multiprocessor Systems-on-Chip
t
VDD
PSO
task A
task B
t
fcore
@PL1 @PL3 @PL2
task C
Figure 2.5: Task performance level change scheme of fast DVFS with multiple on-
chip supply rails
known. Therefore the following task B must be delayed until the target supply
voltage level has settled. Then the higher frequency clock signal can be applied to
the core. This introduces idle times that limit the throughput of the MPSoC. For
a PL reduction for task C, the lower frequency can directly be applied although the
supply voltage has not yet settled.
The DVFS scheme can be applied within MPSoCs at different levels of granularity.
In clustered DVFS schemes, as proposed in [KZS11], sets of MPSoC cores are
combined for voltage and frequency scaling, but definition of this clustering heavily
depends on the logic system design, because typical workloads have to be estimated
during design phase. In contrast, fine-grained per-core DVFS enables individual PL
scheduling for each MPSoC core during operation, which can help to optimize the
energy efficiency of the integrated system. Using the conventional approach with
external PMICs multiple programmable supply voltage domains would be required
[SJJ+11], which leads to a significant increase of the chip pin count and the control
effort to external PMICs. In [KGWB08] a solution for per-core DVFS with on-chip
regulators using inductors connected to flip chip bumps is presented. However, this
provides a significant influence on packaging. Another approach to per-core DVFS
is to realize multiple supply voltage domains from off-chip regulators and to switch
the cores individually between them. In [TCM+09] a DVFS architecture with two
on-chip supply levels is presented. As visualized in Fig. 2.5 the switching of the
core voltage between the on-chip rails is significantly faster and thereby reduces the
core idle times during PL changes.
In [HSE+12] a power management architecture for fast fine-grained per-core DVFS
in heterogeneous MPSoCs has been presented which has been developed in close
context to this work. Its structural schematic is shown in Fig. 2.6. It contains a
highly configurable PMU that controls the power switches connecting the processor
core to the on-chip supply rails. Multiple core wrappers can be connected to the
on chip power rails, as shown in Fig. 2.7. The PMU includes a configurable switch
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Figure 2.6: PMU core wrapper, [HSE+12]
Figure 2.7: Core wrapper of multiple cores
scheduling scheme to reduce supply voltage switching noise [DS05] during power-up
and PL changes of the cores by means of pre-charging techniques [SH06]. This is
essential for safe operation of active cores while other cores on the same supply rail
change their PL.
This power management scheme has been implemented in the ”Atlas” testchip (see
Sec. 2.8) in 65nm CMOS technology. It is used for power management of a vector
DSP (VDSP) core. Ultra-fast PL level changes in time ranges well below 100ns can
be achieved without disturbing active cores on the same supply nets. As example
Fig. 2.8 shows the measured supply voltage of the core being switched and a second
core on the target supply net. Using the implemented switch scheme a supply
voltage change within 20ns is achieved.
This defines tough constraints for the core clock generator. First, a wide range of
12
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Figure 2.8: Measured voltage at PL change, ”Atlas” testchip, 65nm, [HSE+12]
core frequencies must be supported to allow fine adaption of the PL frequency and
supply voltage pairs for a variety of different cores with the heterogeneous MPSoC.
Second, it must be capable to change the output clock frequency instantaneously to
the specified value from the PL lookup table to enable ultra-fast DVFS as presented
in [HSE+12]. The development of core clock generation concepts for instantaneous
frequency changes and their circuit realization are in focus of this work.
2.2.2 Adaptive Voltage and Frequency Scaling
Fig. 2.9 shows the block level schematic of AVFS. In contrast to DVFS the
supply voltage which corresponds to a certain core clock frequency is not pre-
defined based on worst-case PVT assumptions but is determined during system
operation by closed loop regulation [KFA+07]. Therefore hardware performance
monitors (HPMs) are used to monitor the speed performance of the core logic.
Commonly delay lines or ring oscillators as critical path replicas are used for this
[ES04, Zhe11, INS+12]. Thus the AVFS scheme benefits from the fact that the sup-
ply voltage can adjusted to its (near-) minimum value for a given clock frequency
and under consideration of the current PVT condition of the core, as monitored by
the HPM. By this significant energy savings for task execution can be achieved (up
to 27% [ES04], up to 40% [Zhe11], up to 45% [MPPdG04]). The AVFS technique
can also be used to run cores with low supply voltage in the near-threshold or even
sub-threshold range for ultra-low energy consumption [LJB+13].
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Figure 2.9: AVFS architecture block level schematic
Generally, the AVFS scheme can also benefit from clock generators with a wide
range of output frequencies for fine granular performance level scaling. Also fast
switching helps to reduce core idle times, e.g. when going from a higher frequency
to a smaller one. In this case the clock frequency can be changed instantaneously
and the core can continue its low frequency operation. The supply voltage then is
regulated by the closed AVFS loop to its new target value.
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2.3 Networks-on-Chip
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module
NoC IF
NoC IF
NoC
IF
I/O
module
Figure 2.10: Example NoC structure
With increasing numbers of modules (e.g. cores, I/O components, on-chip memory)
in modern MPSoCs, their data interconnection fabric is a main challenge for system
implementation. It contributes to a significant part of the total on-chip energy con-
sumption (i.e. in terms of energy per bit) and die area. Additionally it significantly
impacts system performance (i.e. in terms of clock frequency) and throughput (i.e.
in terms of data per time). But also quality-of-service (e.g. in terms of guaranteed
latency) plays an increasing role within modern MPSoCs [Win11].
The network-on-chip (NoC) is a widely used communication architecture to address
these challenges [AJ04, AWZ08]. The NoC connects the MPSoC modules in a
packet based network, where data is transferred over routers from source to target
destination. The routers and the modules are connected by point-to-point links.
An example NoC topology is visualized in Fig. 2.10. The NoC approach provides
significant flexibility especially in heterogeneous GALS MPSoCs with advanced
power management, where the communication fabric can be completely abstracted
from the cores and modules. A generic NoC interface can be integrated within each
core wrapper, being independent from its logic content.
The optimization of NoC topologies with respect to energy efficiency [BMM07],
throughput, quality-of-service and fault tolerance is in currently in focus of research
activities [AJ04, Win11, Hof12].
2.4 Global On-chip Data Links
2.4.1 Overview
The performance in terms of throughput, latency and energy per bit of point-to-
point connections within NoCs is limited by the physical circuit implementation of
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these links. For short distance connections, conventional full-swing CMOS signaling
of parallel data buses can be used efficiently, providing low implementation effort
with acceptable performance.
However, the physical realization of some NoC topologies, as for example hierar-
chical NoCs [WPG10], require long global point-to-point in the range of some mm.
Also the efficient floor plan design of an MPSoC can produce the need for long
distance connections, as for example when I/O modules close to the chip edges (e.g.
DDR2 interfaces, SerDes Links) have to be connected to the center area.
As the physical length of point-to-point connections increases, conventional CMOS
signaling runs at its limits. The power consumption of the full-swing signals in-
creases dramatically [MSK+10] and active buffers have to be inserted to reduce the
delay and retain the signal slopes on the global lines with significant RC damping
[NS10]. This additionally influences floor planning, because the insertion of active
buffer cells must be possible for these long distance links. It prevents routing over
pre-defined macro blocks, such as memory arrays or cores realized as hard macros.
Also timing sign-off of global links is a challenge, especially in GALS architectures,
where no global synchronous clock signal is available.
A suitable approach is the use of high-speed global on-chip links, where data is
transmitted over long distances with high data-rates in the multi GBit/s range at
low voltage swings. This enables low energy per-bit performance and no active
buffers need to be inserted which significantly increases the flexibility for floorplan
optimization. Data is serialized to higher rates per line to reduce the number of
physical lines within the link [GIK+09]. The significant signal damping of RC-
limited on chip lines can be circumvented by application of special capacitive driver
techniques, which provide inherent pre-emphysis [HOH+08], [SHL+10]. Several cir-
cuit realizations of global low swing links have been reported [PKPF09] [SMK+09]
[MSK+10], which mainly concentrate on the physical link without deeply consider-
ing clocking architecture demands for MPSoC integration.
The realization in [WHE+12], which employs clocking circuit components from this
work, is the first complete high-speed NoC link transceiver, containing all circuit
components required for transmission of a NoC packet over distances up to 6mm
with up to 90GBit/s in 65nm CMOS technology. Its architecture is briefly presented
in the following subsection.
2.4.2 High-speed NoC Link Architecture
Fig. 2.11(a) shows the block level schematic of the high-speed serial NoC transceiver
architecture from [Wal10, WHE+12]. The transceiver provides an unidirectional
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data link for a 144-bit wide NoC packet from core (or router) A to core (or router)
B, which are asynchronously clocked within the GALS scheme. The transmitter
clock is provided by a local ADPLL clock generator, which drives the serializer
logic. Data is serialized in portions of 16-bit to a double data rate (DDR) stream.
Therefore 9 data slices are used to transmit the whole NoC packet. An asynchronous
FIFO synchronizes the transmitted data from the core clock domain to the link clock
domain.
(a) block level schematic
(b) signal waveforms
Figure 2.11: NoC Link Architecture from [WHE+12]
The transceiver uses a source-synchronous clocking scheme, where the link clock is
transmitted over a similar low swing signaling channel as the data. This clock slice
is shared among the 9 data slices which reduces the energy per-bit overhead of the
forwarded clock. The clock is shifted by 90◦ at the transmitter to allow sampling at
the middle of the DDR data eye at the receiver. The 90◦ delay cell is controlled by
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a delay-locked loop (DLL), which tracks PVT variations. One DLL can be shared
among multiple NoC transceivers. The physical lines are driven by a combined
capacitive and resistive line driver, realizing a low swing signal with amplitudes in
the range from 100mV to 150mV and good signal eye opening at the end of the
line. At the receiver side the clock signal is converted to full-swing CMOS level by
a time-continuous amplifier. Clocked sense amplifiers are used to recover the data
bits with high energy efficiency. Data is deserialized with the transmitted clock and
synchronized to the receiver core clock domain by an asynchronous first in, first
out (FIFO). A stall signal, driven by a static CMOS buffer from the receiver back
to the transmitter, indicates if the receiver FIFO is almost full. This is used to stop
the transmission until the packets are fetched from the receiver FIFO to prevent
packet loss in the NoC.
Figure 2.12: 3D visualization of global NoC link routing in the upper metal layers
of the MPSoC
The physical data and clock lines are routed in the upper metal layers as visualized
in Fig. 2.12. The lines are lying next to each other without additional shielding.
Crosstalk to neighbor lines is minimized by insertion of twists in the differential
lines using the scheme from [MSK+05]. The usage of the top metal layers within
the chip power mesh allows to bridge pre-defined circuit macro blocks in the MPSoC.
Additionally, the top metal lines with their higher thickness show less RC damping
compared to the lower metal layers.
As a main benefit this architecture features completely stoppable clocking, where
a clock edge is transmitted only if there exists a corresponding data bit, as shown
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in Fig. 2.11(b). This is mandatory for low power operation when no data is to be
transmitted over the link. A dedicated sleep mode ensures that the time continu-
ous clock amplifier is switched off during these idle periods. Thereby this circuit
consumes no static idle power, except leakage. The sleep mode is enabled by the
transmitter when its FIFO is empty. The sleep signal is driven by a static CMOS
buffer to the receiver.
Since the transmitted data is sampled at the receiver by the same clock edge which
has been used for transmission, this link architecture exhibits high jitter tolerance
with respect to the ADPLL high speed clock. The time distance of the sampling
clock edge at the receiver to its previous and following data transition is deter-
mined by the half clock cycle period (minimum distance between two edges in the
DDR stream) and the delay of the 90◦ cell. Therefore it is only sensitive to half-
period jitter of the transmitter clock and not to accumulated long term jitter of
the ADPLL. If the absolute time of a clock edge shifts due to jitter accumulation
(absolute jitter), the corresponding data bit is shifted accordingly. For details on
jitter definitions see App. A.1.
Due to the fact that one clock lane is used to sample the received data of multiple
data lanes, this architecture is sensitive to delay mismatch within the data lanes.
Programmable delay elements are inserted in the transceiver to compensate this.
An analysis of link yield reduction caused by delay mismatch and a compensation
algorithm has been presented in [HWES10]. Within the manufactured circuit, the
delay imbalances can be measured using an asynchronous sub-sampling technique
as presented in [HWES11, HWES12].
As example, Fig. 2.13 shows some measurement results of this NoC transceiver im-
plementation over 6mm distance in 65nm CMOS technology1. Fig. 2.13(a) shows
the measured bit-error-rate (BER) for different combinations of supply voltage level
and swing on the differential signal line at two different data rates. Fig. 2.13(b)
shows the energy efficiency of the proposed link architecture for different data rates,
when scaling the supply voltage such that there is a remaining 5% margin for a
BER< 10−12 as shown in Fig. 2.13(a). These energy measurements have been per-
formed for different data toggle rates a, where the case a = 0 represents the clocking
energy overhead of the transceiver. This shows that this NoC link architecture can
provide low energy-per-bit on-chip signalling over long distances. Its speed versus
energy performance trade-off is scalable by means of supply voltage and clock speed
(data-rate) adjustment, similar to the DVFS scheme presented in Sec. 2.2.1.
The logic FIFO interface of this serial NoC transceiver is completely encapsulating
1”Atlas” testchip, see Sec. 2.8
19
Chapter 2. Multiprocessor Systems-on-Chip
the serialization circuitry, i.e. the physical link is invisible by the logic NoC. This
allows to easily replace conventional parallel routings of the 144-bit NoC link, which
are efficient for shorter distances, by the serial link for longer distances, without
changes on the architectural NoC level.
Details on circuit implementation, delay calibration and measurement concepts can
be found in [Wal10, HWES10, HWES11, HWES12, WHE+12].
2.4.3 Clock Generators for High-speed On-chip Links
The serial NoC transceiver is driven by the clock of the transmitting core or router
in the MPSoC. This imposes requirements for the local MPSoC clock generation
circuits that are developed in this work. The local clock generator must be capable
to provide a high-speed clock in the GHz range. In this work a maximum nominal
frequency of 4GHz with a nominal data-rate of 8GBit/s per lane is specified2. It
should be switchable between different frequencies to exploit the DVFS capability
of the link. Good duty cycle of 50% is mandatory for DDR signalling on the NoC
link. Due to the source-synchronous architecture, the jitter requirements of the
serial on-chip links are relaxed, as explained in Sec. 2.4.2. Compared to I/O and
memory interfaces, as for example DDR2, no accumulated jitter specification is
required for the serial on-chip link clock.
2Overclocking of the serial link is possible by reprogramming the ADPLL frequency divider
another value than the default one.
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Figure 2.13: NoC link measurement results, [WHE+12]
21
Chapter 2. Multiprocessor Systems-on-Chip
2.5 Core Wrapper
The circuit components for clock generation, interface to the NoC and the power
management functionality of GALS MPSoC cores as presented in the previous sub-
sections can be labeled as infrastructure components, because they are not directly
related to the logic content of the core itself, which can be a RISC core, a DSP or
a hardware accelerator for a specific algorithm for example. Also NoC routers with
individual clock generators can be considered as cores in this approach.
Therefore a core wrapper, which encapsulates the logic core together with the com-
mon infrastructure components is a useful approach to enhance design efficiency for
heterogeneous MPSoCs with various types of cores. This helps to increase design
implementation efficiency by reuse of the common infrastructure IP components.
The core wrapper is realized as highly parameterizable register transfer level (RTL)
description which therefore allows technology independent reuse for a large variety
of applications.
clock
plevel LUT
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processor
core
JTAG TAP
NoC IF
REF clk
GALS core wrapper
from/to
JTAG chain
from/to
NoC
generator
Figure 2.14: GALS MPSoC core wrapper
Fig. 2.14 shows the block level schematic of the generic core wrapper which is used
in the MPSoCs addressed in this work. It consists of the following components:
• A NoC interface connects the core to a packet based NoC. The interface can
be realized by conventional parallel connection of the NoC packet bits or using
a high-speed serial on-chip transceiver as presented in Sec. 2.4.
• A PMU provides power management functionality in terms of power-shut off,
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DVFS or AVFS to the core. For AVFS functionality an interface to HPMs
can be included. The PMU is controlled by commands from the NoC.
• A versatile clock generator generates clocks for the core and (if required) for
the NoC transceiver. This component in focus of the main part of this work.
• A Joint Test Action Group (JTAG) interface provides access to the core and
the infrastructure components for test, configuration and debug purposes.
2.6 Local Clock Generators for GALS MPSoCs
As shown in Sec. 2.1, the GALS clocking architecture has many benefits, compared
to globally synchronous clocking. However, it requires local clock generators that
have to fulfill some general requirements:
• A wide range of clock frequencies must be provided for fine-grained power
management techniques (e.g. DVFS, AVFS). The switching times between
these output frequencies must be as small as possible to reduce idle times
when changing the performance level of MPSoC cores.
• Special purpose clocks are required for interface clocking (e.g. DDR2/3) or
high-speed network-on-chip data links. Special clock jitter specifications must
be fulfilled [JED09], [JED10].
• The clock generator must be disabled for power gated cycles, with minimum
static current consumption. The re-lock time after this off-state must be as
small as possible.
• Low power consumption is mandatory to reduce the energy overhead of lo-
cal clocking and to benefit from advanced power management (e.g. DVFS,
AVFS).
• Small chip area is mandatory for per-core instantiation of the clock generator.
• The clock generator should be easily portable to another semiconductor tech-
nology node, to reduce design implementation time. The number of custom-
designed circuit blocks should be minimized and as much as possible content
should be realized as digital circuit to benefit from both the fast digital RTL-
to-GDS implementation flow and the excellent scaling of digital logic cells in
smaller technology nodes.
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Ideally, one clock generator circuit should be capable to fulfill all requirements
mentioned above. Previously published clock generators are only capable to fulfill
parts of these requirements. In [Jip08] and [SLP08] simple ring oscillator clock
generators are used. They are not suitable for DVFS frequency switching and do
not generate low jitter clocks at defined frequencies. The locally calibrated clock
generators based on controlled delay lines in [MTC+00] do not allow fast switching
between clock frequencies. The Flying Adder frequency synthesizer presented in
[Xiu07] can generate a wide range of frequencies with low jitter but requires large
chip area.
Therefore this work attempts to realize a clock generator for heterogeneous GALS
MPSoCs, which can fulfill the explained requirements and specifications. It should
be instantiated per-core. Thereby low power consumption and small chip area are
the key performances to be optimized. The required output frequencies are in the
range from below 100MHz (for processor cores at low performance levels) to up to
some GHz (for high-speed network-on-chip signaling). Those have to be generated
from a global reference clock which is typically in the range of some 10MHz.
For this clock frequency multiplication task, PLLs [Fah05] or DLLs [KKK+06] are
widely used. Their circuit structures are illustrated in Fig. 2.15.
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Figure 2.15: Circuit structures of PLL and DLL clock frequency multipliers
In a PLL as shown in Fig. 2.15(a), a controlled oscillator provides a period T0.
A loop frequency divider divides the oscillator signal frequency by N , realizing a
divider output period of N ·T0. This is compared with the reference clock period Tref
at the phase frequency detector (PFD). If the phase or frequency differ, the tuning
signal of the oscillator is adjusted accordingly. The low-pass loop filter ensures
stability of this control loop. By programming of the loop division ratio N , a wide
range of output frequencies can be generated.
In a DLL as shown in Fig. 2.15(b), the reference clock signal with period Tref is fed
to a delay line of Ntap equal elements with tunable delay. The output of this delay
line is connected to a phase detector together with the un-delayed reference clock.
The delay line is tuned based on the phase detector output such that its total delay
24
Chapter 2. Multiprocessor Systems-on-Chip
equals Tref. Then each delay element has a delay of Tref/Ntap, thereby providing a
multi-phase representation of the reference clock period with Ntap phases at their
outputs. A high frequency clock is generated from combination of these multiple
phases ([LCL09], [KKK+06]). The smallest output period to be generated from this
delay line is 2 · Tref/Ntap [vdBKVN02].
A detailed comparison between PLLs and DLLs for low jitter frequency multipli-
cation has been presented in [vdBKVN02]. PLLs tend to show larger long-term
jitter (see. App. A.1) because the device noise in the oscillator accumulates in the
oscillation loop [Fah05]. This is especially critical for fulfillment of the DDR2/3
memory interface clock specification. Jitter accumulation is not present in DLLs
[KKK+06]. Their main jitter sources come from the reference clock and the noise of
the controlled delay elements. It has been shown in [vdBKVN02] that a PLL based
clock generator can generate a lower period jitter output clock with the same power
budget compared to a DLL based circuit, because less delay stages are required in
the PLL oscillator compared to the DLL delay line. Additionally DLL based fre-
quency multipliers suffer from mismatch in the multi-phase combiners which results
in increased period jitter [vdBKVN02]. If wide frequency ranges are required (as in
this work), a DLL based solutions would have a large number of delay cells and a
high logic effort for the frequency multiplication logic.
Therefore, in this work a PLL based clock multiplication solution is employed.
Fig. 2.16 shows the block level schematic of the local clock generator. The PLL
multiplies the reference clock frequency by a factor of N and provides a multi-
phase output signal with the period T0 = Tref/N . The target period of T0 is chosen
such that a robust circuit implementations of the oscillator and the PLL loop divider
can be realized in the target technologies (65nm and 28nm CMOS). This especially
includes PVT variations. From this PLL output clock lower core frequencies are
generated by open-loop frequency division and higher frequencies are generated by
open-loop frequency multiplication (see Sec. 5.1). The smaller required multipli-
cation factor keeps the clock multiplication logic simple compared to purely DLL
based solutions with wide multiplication factor ranges [KKK+06]. The advantage
of this technique is, that changes of the output frequencies can be realized by re-
programming the open-loop clock generators without time-consuming re-locking of
the closed loop PLL.
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Figure 2.16: Local clock generator block level schematic
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Figure 2.17: Frequency scheme illustration of the local clock generator
Fig. 2.17 illustrates the frequency plan of the local clock generators developed in
this work. The core clock and NoC clock output periods read
Tcore =
Tref
N
·Nolclkg (2.4)
TNoC =
Tref
N
· 1
NNoC
(2.5)
where 3 ≤ Nolclkg ≤ 24 and NNoC ∈ 1, 2 as presented in Sec. 5.1. The PLL loop
division ratio N is static during system operation but can be adjusted for adaption
to other reference clock frequencies or realization of different sets of core frequencies
for different instantiations of the same local clock generator. Unless not stated
otherwise, the PLL parameters as summarized in Tab. 2.1 are used in the following.
Table 2.1: Local clock generator parameter summary
comment value
Tref reference clock period 20ns
T0 nominal PLL oscillator period 0.5ns
N PLL loop division ratio 40
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2.7 Silicon Implementation
2.7.1 CMOS Technology
Complex MPSoCs heavily benefit from the geometry shrink of modern CMOS tech-
nologies [ATE+09, WLL+09] with respect to both logic area reduction by lateral
scaling and reduced power consumption by lower supply voltages [ITR11c]. Espe-
cially on-chip memory (e.g. static random access memory (SRAM)) which occupies
a significant portion of the chip area of MPSoCs shrinks well with smaller technology
nodes.
The circuits that are in focus of this work are targeted for implementation in state-
of-the art CMOS technologies. The testchip realizations as summarized in Sec. 2.8
are implemented in a digital low-power 65nm CMOS technology, and a high-k metal
gate 28nm CMOS process [ATE+09].
These CMOS technologies offer various types of devices. This includes transistors
for core voltage domain as baseline devices and I/O transistors for different supply
voltage options. Usually radio frequency (RF) and mixed-signal options of digi-
tal CMOS processes offer additional active and passive devices. Commonly core
transistors are available in multiple threshold voltage (Vth) flavors, to allow the
design trade-off between switching speed and static leakage power in multi-Vth im-
plementation flows [KFA+07]. However, most of the additional devices causes the
requirement for additional masks which increases production costs and restricts the
re-use of the circuit component to those chips which use this corresponding process
option. Therefore the clocking circuits which are developed in this work use the
core transistor devices only. Additionally some poly resistors are used in the bias
circuits of the 65nm DCO circuit presented in Sec. 3.2. Also the multi-Vth options
of the target processes are used for design implementation, where low threshold
voltage (LVT) or even super low threshold voltage (SLVT) devices are mainly used
in the high-speed circuits of the ADPLLs. This reduces the active dynamic power
consumption since smaller devices with less parasitic capacitance can be used when
the low threshold option is chosen. The increased leakage is no issue here because
these clocking circuits are small in terms of gate count and show high toggle rates.
So dynamic power consumption dominates.
For design implementation, verification and characterization, the device models
which are provided with the process design kits (PDKs) are used. The complex-
ity of modern transistor models including various effects (short channel effects,
temperature dependency, layout dependency (e.g. well proximity), noise) [Bha09],
makes it impossible to use analytical models for exact design sizing. However, sim-
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ple metal oxide semiconductor (MOS) transistor models [SN90, Uye01, Bak05] are
used to analyze and explain basic circuit concepts. The statistical variation of pro-
cess parameters is included in statistical models that can be used for Monte-Carlo
circuit simulations. Global process variations that effect the delay of logic gates
are implemented in corner model cards, typically representing the ±3σ corners of
the parameter sets. These are used for design verification and characterization by
circuit simulation. Mismatch analyses are performed by Monte-Carlo simulations.
In deep-submicron CMOS technologies on-chip interconnects are realized in the
copper metalization layers. Although modern processes offer ultra-low k dielectric
stacks [ATE+09], the parasitic influences of the metal interconnects have significant
impact on circuit performance because the aggressive geometric technology shrink
reduces both distance and line width of the interconnect wires. This increases
both parasitic coupling capacitances and series resistance. Therefore parasitic RC
extraction is used to estimate the post-layout parasitics and to include them into
the circuit netlist for final simulation and circuit characterization.
2.7.2 Design Flow
The clock generators which are researched in this work can be considered as mixed-
signal circuits. From the signal perspective especially the DCOs contain both time
and value continuous signals, e.g. programmable currents in the 65nm DCO re-
alization as presented in Sec. 3.2. From the implementation point of view these
components are optimized on transistor level, and in contrast to custom digital de-
signs, analog building blocks (e.g. current mirrors) and devices (e.g. resistors) are
used (see. Sec. 3.2). However, a large portion of the clock generators is realized
as digital circuits. Especially those components running at high frequencies are
optimized on transistor level in a custom digital flow. It is desired to realize as
many circuit components as possible in the digital part in order to benefit from
technology scaling of digital circuits and to reduce the design implementation effort
by automated synthesis and place&route flows wherever possible.
Fig. 2.18 shows the mixed-signal design implementation flow that is used for the
clock generators in this work. The analog and custom digital components are re-
alized by manual design implementation on schematic and layout level within the
custom flow. This includes verification by circuit simulation and layout verification
by design rule check (DRC) and layout versus schematic (LVS). Various design
and abstract views are generated for each custom circuit block which is directly
integrated into the digital synthesis and place&route flow. This includes layout
abstract, behavioral models for digital simulation and timing .lib files.
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The digital circuits (e.g. ADPLL controller) and the toplevel of the clock generators
are realized as RTL description. Functional verification is performed by digital
and mixed signal circuit simulation. The clock generators are implemented using
a standard digital synthesis and place&route flow including sign-off verification
(e.g. static timing analysis (STA)). From this, an interface logic model (ILM) is
generated which can be seamlessly integrated into the MPSoC toplevel design and
implementation flow. The electronic design automation (EDA) tools that are used
in this work are summarized in in App. A.2.
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Figure 2.18: Mixed-signal design flow, simplified, PDK design resources not shown
2.7.3 Logic Cell Design
Digital circuits are efficiently implemented using standard cells which are provided
as library including all required design views [Uye01]. Also in custom digital designs,
the application of library cells eases schematic and layout implementation.
However, the addition of customized cells to the libraries which are tailored for a
specific target application can significantly improve the performance of digital cir-
cuits, as for example in terms of higher speed of reduced power consumption [DC04].
For these cells all required views, including timing and power characterization, are
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generated to allow seamless integration into the digital implementation flow. As
example, in [UHES10] a cell-based design register file for an single data rate (SDR)
baseband processor is presented.
The main optimization target of customized digital cells for usage in high-speed
clock generation circuits in this work is speed and special functionality. The logic
cells that process clock signals are optimized for equal delays for rising and falling
signal edges, by selection of the width ratio between the pull-up p-channel metal
oxide semiconductor transistor (PMOS) and pull-down n-channel metal oxide semi-
conductor transistor (NMOS) devices in the gate. This is in contrast to data cells,
which are optimized for the minimized sum of rising and falling edge delays.
All sequential elements are realized as static CMOS sequential logic [Uye01], which
enables robust realizations even in small CMOS technology nodes. However, in
the high-speed serialization and deserialization circuits for high-speed on-chip com-
munication as shown in Sec. 2.4 contain dynamic latches [WHE+12]. They enable
high operation frequencies at low power consumption, but additional circuit effort
is required to handle the performance degradation due to leakage in deep-submicron
CMOS technologies. The trade-off between the speed of logic cells and their den-
sity can be adjusted by selection of the cell height (measured in routing tracks)
and thereby the definition of the maximum drive strength per cell with. The high
speed cells in this work are 14 tracks in height. Different standard cell libraries are
used for implementation of the custom and semi-custom circuit parts as shown in
Fig. 2.18.
For the 65nm implementations, a standard cell library provided from the foundry3
is used for the core controller logic of the ADPLL clock generator as presented in
Sec. 4.2. A 14 track high speed library with approximately 130 cells in 3 Vth versions
has been developed at the Chair of Highly-Parallel VLSI-Systems and Neuromorphic
Circuits for this 65nm technology. These cells are applied in the high speed circuit
parts (e.g. DCO, frequency divider) of the ADPLL as well in the high-speed on chip
links as shown in Sec. 2.4. An example cell layout is shown in Fig. 2.19(a). The
28nm testchips are realized completely by standard cells developed at the Chair of
Highly-Parallel VLSI-Systems and Neuromorphic Circuits. This 14 track library
contains approximately 200 cells in 4 Vth versions. An example cell layout is shown
in Fig. 2.19(b).
For efficient custom design implementation it is desired to implement as much as
possible cells within the fixed standard cell layout grid, which defines the location
of power rails and allows easy placement of these cells. Especially in modern CMOS
3TSMC, 65nm LP CMOS, core standard cell library, 9 track height
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(a) 65nm (b) 28nm
Figure 2.19: Standard cell layout examples, not to scale
technologies, where complex layout design rules must be fulfilled for the frontend
layers, this approach significantly eases layout generation, because after placing the
pre-defined cells only routing in metal layers has to be performed. In the 65nm
DCO and circuits as presented in Sec. 3.2 some analog components of a bias circuit
and a digital-to-analog converter (DAC) are layed out in an analog fashion with
free placement of MOS devices. In contrast, in the 28nm clock generation circuits
as presented in Sec. 3.2 and Sec. 4.3 all circuit components are implemented on the
standard cell grid.
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2.7.4 Methods for Analog Custom Design
The custom design of analog and mixed-signal circuits imposes additional challenges
because no completely automated toolflows for implementation are available, com-
pared to the digital synthesis and place&route flows. There exist various numerical
optimization methods for analog sizing that rely on time consuming circuit simu-
lations [Gra07], but can realize robust circuit implementations that not only fulfill
the nominal specifications but also show improved parametric yield. However, to
allow efficient design reuse for analog SoC components (e.g. voltage references,
voltage regulators, sensor interfaces) improved strategies for automated technology
porting and automated sizing have to be developed [BNS+11], which speed up the
implementation process. One challenge is the handling of complex semiconductor
device models which have a wide range of parameters especially for small technology
nodes, and can differ for different technology nodes and semiconductor foundries.
These issues have been addressed within the SyEnA project 4
In [HGH+10] a lookup table based flow is proposed where the key parameters of
MOS devices with respect to analog circuit implementations (e.g. gm) are stored in a
generalized lookup table format, which makes them usable within novel automated
analog sizing flows [BNS+11] that do not primarily rely on time consuming analog
circuit simulations for optimization. The usage of lookup tables can make there
sizing flows independent from the foundry specific PDK models or technology nodes.
Additionally the fulfillment of constraints is essential to realize robust analog cir-
cuits [MGS08]. One important constraint for linear analog circuits is the saturation
criterion of MOS transistors VDS > VGS − Vth. But especially in smaller technol-
ogy nodes with reduced maximum supply voltage the available signal voltage ranges
which fulfill these constraints are limited. This results in the fact that proven circuit
topologies (e.g. cascode current mirrors) can not be applied to analog circuit real-
izations in nanometer technologies. The prediction of the feasible voltage ranges of
a given circuit topology for a target technology is mandatory to speed up the design
implementation process and to avoid optimization effort on infeasible topologies.
In [HHSG10, GHH+11] a method for fast analysis of the feasible voltage ranges of
analog CMOS circuits is presented. The MOS devices are replace by their linearized
operating point (LOP) representation which is valid in the nominal DC operating
point (DCOP) which is determined by a single DC simulation. The LOP equivalent
schematic is shown in Fig. 2.20. The LOP parameters (linearization coefficients) are
stored in lookup tables [HGH+10] and are provided as technology specific resource
4The SyEnA project (project label 01M3086) is supported within the Research Programme ICT
2020 by the German Federal Ministry of Education and Research (BMBF).
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to the analysis tool. Due to the fact that the voltage relations between the MOS
transistor nodes are purely linear, and the saturation constraints are linear inequal-
ities as well, their valid regions with respect to the circuit input voltage nodes (e.g.
analog input, supply voltage) can be determined by linear matrix analysis methods.
They can be executed very fast and do not require circuit simulations.
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Figure 2.20: MOS transistor LOP model
As example Fig. 2.21 shows the LOP analysis results of a simple operational transcon-
ductance amplifier (OTA). It contains three high resistive input voltage nodes,
which potentials have to be defined by the surrounding circuitry (supply voltage
VDD, input Vin, output Vout). The feasible voltage ranges of the supply voltage and
the input signal are plotted, defining the available signal headroom for a given sup-
ply level. The LOP results (lines) are in excellent results compared to multiple DC
sweep simulation runs (gray areas) but require only a single DC simulation.
Thereby very fast decision on the feasibility of a given topology for a target supply
voltage level is possible and extremely useful in deep-submicron CMOS technology
nodes. For example this method can be applied to predict the minimum supply
voltage for the active DCO bias circuits, containing current sources and simple
amplifiers, as presented in Sec. 3.2 of this work.
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Figure 2.21: Example LOP analysis, Spectre DC sweep with 50mV steps (gray
fields: constraints violated) compared to LOP solution from single
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2.8 Testchips
The clocking concepts and circuits that have been developed in this work have
been verified by three testchips. They have been designed and implemented by the
Chair of Highly-Parallel VLSI-Systems and Neuromorphic Circuits5 at Technische
Universita¨t Dresden, focusing on the MPSoC infrastructure circuits and the phys-
ical implementation. The logic system architecture, NoC and processor cores of
”Tommy” and ”Atlas” have been designed by the VODAFONE Chair of Mobile
Communication Systems6 at Technische Universita¨t Dresden. All silicon measure-
ment results presented in this work have been obtained from these chips.
”Tommy”, TSMC 65nm LP CMOS The ”Tommy” demonstrator chip is the
first silicon component prototype of the heterogeneous MPSoC architecture and
infrastructure, developed within the CoolBaseStations project [EMF+12, EMF+13].
It includes two cores for hardware acceleration of mobile communication algorithms
(FEC and sphere decoder) [WKA+12], which are connected by a packet based
network-on chip. An FPGA interface based on high-speed source synchronous low
voltage differential signaling (LVDS) links allows high throughput I/O. The GALS
clocking architecture for the cores, the FPGA interface and the NoC routers are
clocked by 8 ADPLL clock generators [HEH+13], as presented in Sec. 4.2 of this
work. Furthermore ”Tommy” contains three test links for high-speed serial on-chip
communication (NoC) links with up to 72GBit/s over 6mm distance as presented
in Sec. 2.4 with on-chip measurement and delay calibration capabilities [HWES10,
HWES11]. Its die photo and block level schematic are shown in Fig. 2.22 and
Fig. 2.23, respectively.
Figure 2.22: ”Tommy” chip photo, 3.7mm x 1.8mm, 65nm CMOS, [WKA+12], po-
sitions of ADPLL clock generator marked
5http://hpsn.et.tu-dresden.de
6https://mns.ifn.et.tu-dresden.de
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Figure 2.23: ”Tommy” block diagram [Win10]
”Atlas”, TSMC 65nm LP CMOS ”Atlas”, the second CoolBaseStations [EMF+12,
EMF+13] testchip, contains two vector DSP cores, which are enabled for ultra-fast
DVFS [HSE+12] as shown in Sec. 2.2. It includes an improved DCO within its
5 ADPLLs, featuring advanced compensation of temperature and supply voltage
variations [HHH+12], as presented in Sec. 3.2. A high-speed NoC point-to-point
testlink achieves 90GBit/s data-rate over 6mm uninterrupted on-chip intercon-
nects [WHE+12]. An interface to external memory is realized by a DDR2 PHY
(Synopsys R© IP) and a source synchronous LVDS link is used for FPGA communi-
cation. Both I/O interfaces are clocked with ADPLLs from this work. The GALS
cores and interfaces are connected by a packed based NoC, where one functional
point-to-point connection over 1mm is realized by a serial NoC link with 36GBit/s
data rate. The die photo and block level schematic are shown in Fig. 2.24 and
Fig. 2.25, respectively.
Figure 2.24: ”Atlas” chip photo, 3.7mm x 1.8mm, 65nm CMOS, [WHE+12], posi-
tions of ADPLL clock generator marked
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Figure 2.25: ”Atlas” block diagram [Win10]
”Cool28SoC”, GLOBALFOUNDRIES 28nm SLP CMOS The ”Cool28SoC” is
a testchip for low-power MPSoC circuit components in the state-of-the art 28nm
SLP CMOS technology from GLOBALFOUNDRIES. It is built up completely using
the in-house designed base IP of the Chair of Highly-Parallel VLSI-Systems and
Neuromorphic Circuits, including standard cells, in total 96kByte SRAM macros
as well as low-speed and high-speed I/O cells. A DSP from Tensilica R© is used as
processor core, which is enabled for AVFS, as presented in Sec. 2.2. The core clock
is generated by an ADPLL clock generator developed in this work as presented in
Sec. 4.3. Fig. 2.26 shows its layout and a partial die photo.
Figure 2.26: ”Cool28SoC” layout and partial chip photo, die size 1.5mm x 1.5mm
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2.9 Summary
A top-down overview from architecture to silicon implementation on the MPSoCs
which are target systems for the clocking circuits being developed in this work has
been given. From general architecture specifications and comparisons the GALS
clocking architecture has been pointed out to be well suited for the application of
advanced power management techniques. A novel ultra-fast DVFS architecture has
been shown. The NoC concept has been introduced briefly and a high-speed serial
on-chip transceiver architecture has been shown.
It has been proposed to employ a generic core wrapper architecture which encapsu-
lates the functional core into its common infrastructure environment for clocking,
power management and NoC communication. From this, basic architectures and
constraints for the MPSoC clock generation circuits that are developed in this work
have been derived. This mainly includes requirements for small chip area, low
power consumption, high maximum output frequency, fast lock-in and frequency
change time. The circuit design and implementation flow being used to realize clock
generator circuit in deep-submicron CMOS technologies has been summarized. Fi-
nally, various testchip realizations, containing the components developed in this
work have been presented initially. They will be referenced in the following sections
where measurement results of the clock generators are shown.
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3 Digitally Controlled Oscillators
The realization of on-chip clock generators requires controllable oscillator circuits for
frequency generation. This chapter first gives an overview over state-of-the-art DCO
topologies and tuning mechanisms. Based on this, novel multi-phase DCO circuit
realizations in both 65nm and 28nm CMOS technology are presented, including new
concepts for robustness with respect to PVT variations. Differential clock buffers
distributing the multi-phase clock signals are analyzed in detail with special focus
on their phase error correction properties, which is essential for implementations in
deep-submicron CMOS technologies with severe process variations.
3.1 Overview
Controlled oscillators are the key components of PLL based clock generators. They
generate a clock, which frequency is adjustable by a tuning signal. In PLLs with
analog loop filters, the oscillator tuning signal is analog as well, e.g. a voltage (volt-
age controlled oscillator (VCO)) or a current (current-controlled oscillator (CCO)).
The DCOs considered in this work are tunable by a digital tuning word for applica-
tions in ADPLLs as shown in Sec. 4.1. Usually DCOs require more chip area com-
pared to their analog counterparts [TRF08], but the purely digital control scheme
benefits from technology scaling of digital gates in advanced CMOS technologies
and provides advantages with respect to functionality and design implementation
(see Sec. 4.1).
For the targeted on-chip clocking applications in this work, ring oscillators are
considered as DCO topologies. Although LC oscillators provide low jitter clocks,
which are mandatory for RF transceiver applications for example, they require
integrated inductors with extremely large chip area and are therefore not suitable
for local clocking applications within heterogeneous MPSoCs where multiple clock
generator instances are required on one chip.
In general, a tunable ring oscillator consists of a chain of controllable delay elements
which are connected in a feedback loop. In the single-ended version as shown in
Fig. 3.1(a) an odd number of inverting elements is required to satisfy the oscillation
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Figure 3.1: Ring oscillator topologies
criterion [MR09], [Bak05]. In the differential case as shown in Fig. 3.1(b) the number
of delay elements can be even when an additional 180◦ phase shift is introduced
by twisting of differential signal lines. Commonly the clock outputs are buffered to
decouple the internal oscillator ring from the external load capacitance that might
vary in a wide range. Multiple of the internal oscillator signals can be fed to output
buffers to generate clock signals with the same frequency but defined shifts in phase.
These topologies are referred to as multi-phase oscillators.
Tuning is achieved by controlling the delay of the active stages within the ring.
Individual tuning mechanisms allow to adjust the delay per-stage. In contrast,
centralized tuning circuits allow common delay adjustment of all stages in the ring.
The digitally controllable delay cells as used in DCOs are also applicable for DLL
based clock generators (see. Sec. 2.6) or for timing adjustments in data transmission
circuits, as for example serial high-speed NoC links as shown in Sec. 2.4.
The DCO produces a clock signal which depends on the digital tuning signal c and
the PVT conditions of the chip
TDCO = F (PVT, c) (3.1)
where F is a generally non-linear function depending on the circuit topology. The
basic circuit requirement is that by tuning the DCO within a closed loop ADPLL
a target period of T0 must be realizable over all PVT conditions. The main perfor-
mances of DCOs for the on-chip clocking applications in this work are introduced
in the following.
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Tuning range A large tuning range |TDCO(cmax)− TDCO(cmin)| is required to sat-
isfy the condition TDCO,min < T0 < TDCO,max over all specified PVT variations. This
in general leads to the demand for a wide range of the digital tuning signal c, which
significantly impacts the complexity of the tuning circuits and digital control.
Tuning step size The digital tuning mechanism causes a minimum tuning step
size Tstep = Kt(c) = TDCO(c + 1) − TDCO(c) corresponding to the least significant
bit (LSB) switching of the digital tuning signal c. If this is too large, the period
jitter performance is degraded. This results in the demand for a fine resolution of
the tuning word c, leading to more effort in the tuning circuits as well.
Tuning linearity The tuning gain Kt(c) = ∆TDCO/∆c effects the stability of the
closed loop ADPLL system (see. Sec.4.1), controlling the DCO. Therefore the
variation of Kt(c) over the tuning range and with respect to PVT variations should
be as small as possible and the tuning characteristic should be monotonic.
Power consumption When oscillating, the DCO draws dynamic power from the
supply net. To realize energy efficient solutions the power consumption should be
as small as possible. However, there exist a fundamental trade-off between power
consumption and jitter due to internal noise sources [MR09], [GKGN09], which
must be considered when optimizing a low-power DCO.
Jitter The accuracy of the DCO output clock timing is degraded by various types
of jitter1 [MR09]. One main jitter source is internal noise of the devices in the
DCO. Based on the application different types of jitter can be of interest. As the
main target application of the DCOs in this work is core clock signal generation,
the period jitter is considered as important performance metric. The accumulation
of DCO jitter is attenuated by the closed loop ADPLL as analyzed in Sec. 4.1.
Supply noise sensitivity The sensitivity of the DCO period with respect to the
supply voltage ∆TDCO/∆VDD should be minimized to prevent noise coupling from
the power supply rails to the oscillation loop. This is especially important, when
multiple oscillators are powered by the same supply net within the MPSoC. Al-
though a dedicated low noise supply net (e.g. from a linear regulator) can be used
for only the DCOs, coupling between them can increase clock jitter.
1For details see App. A.1.
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Area For per-core instantiation of clock generators within MPSoCs the chip area
must be minimized to reduce the area overhead of individual clocking. With respect
to the DCO architecture a minimization of the width of the digital tuning word c
can significantly reduce chip area, both in the DCO and its ADPLL control circuits,
which is in contrast to the requirements for tuning range and tuning step size.
3.1.1 Digital Tuning Mechanisms for Ring Oscillators
The tuning circuit topology mainly effects the performances of the DCO as described
in the previous subsection. In the following different state-of-the-art tuning methods
are presented.
3.1.1.1 Chain Length Adjustment
CLK
tune
Figure 3.2: DCO with selectable chain length
The oscillation period of a ring oscillator depends on the number n of delays in
the oscillation loop. By insertion of multiplexers this number can be adjusted for
tuning as shown in Fig. 3.2. The period reads
TDCO = 2 · (t0 + n · td) (3.2)
where t0 is the offset delay introduced by the ring length selection devices which
limits the the minimum oscillation period. This topology allows the realization of a
wide tuning range by adding more delay elements to the ring, but the tuning step
size is limited to the double delay of a single element 2 · td. This is usually in the
range of tens to hundreds of picoseconds, depending on the target technology.
To overcome this issue, multiplexed delay paths can be applied as tuning elements,
where the signal path is selectable between different gate chains which differ in delay,
but with a step size smaller than one gate delay. Tuning step sizes down to the ps
range have been reported [WWWW05], [Wag09]. But the additional multiplexing
delay offset limits the minimum oscillation period as well.
No multi-phase clock signals can be generated with these topologies. The imple-
mentation of DCOs based on selectable chain lengths is efficient, due to the fact
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that all required circuit components can be realized by digital standard cells. Stan-
dard digital synthesis and place and route implementation flows can be used here
[EMH+07]. The trade-off between jitter due to intrinsic noise and power consump-
tion can be directly addressed by adjustment of the drive strength of the digital
delay cells. The supply noise sensitivity is large due to the fact that the gates are
directly connected to the supply rails which influences their delay.
As example, DCOs with tuning by selectable delay chain lengths have been reported
in [WWWW05, LJK+05, SCL07, EMH+09, Wag09, SLH+10].
3.1.1.2 Switchable Load Capacitances
Significantly finer tuning steps can be achieved by adjustment of the delay elements
itself. In general the delay of a CMOS inverter stage can be represented by an
intrinsic part and an output load dependent part [SN90], reading
td = td,intrinsic +
CL · VDD
ID0
(3.3)
where ID0 is the on-current of the MOS device, denoting the drain current ID under
the condition VGS = VDS = VDD. For simplicity a balanced delay cell is assumed,
where the rising edge delays are equal to the falling edge delays. It is
ID0 ∝ (VDD − Vth)α (3.4)
using the alpha-power law model from [SN90] with α < 2 for short channel devices.
The intrinsic delay of the inverter is proportional to the transition time ttt at its
input td,intrinsic ∝ ttt. Fine tuning can be achieved by changing the load capacitance
CL of the stage as shown in Fig. 3.3, thereby altering the second term of Eq. 3.3
which mainly contributes to the total delay. This has the advantage, that the tuning
method directly effects the main delay contributor and thus reduces the minimum
delay of the tuned cells.
VDD
A Z
GND
Figure 3.3: DCO stage with switched load capacitances
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Digital control can be realized by using multiple capacitors which are switched by
the control signal bits. The achievable tuning range is directly effected by the
capacitance control range Con/Coff of the loads, whereas for high speed operation a
low absolute capacitance value is desired according to Eq. 3.3.
Several digital capacitance control schemes have been reported previously. When
using varactors the capacitance tuning range is relatively low due to the voltage
insensitive part of the MOS capacitance, especially when bulk CMOS technologies
are used. It is typically Con/Coff < 2. [CCL05] proposed to use the input state
dependent input capacitance of logic gates for delay tuning. Thereby capacitively
tuned delay cells can be implemented using digital standard cells.
A wider capacitance control range can be achieved by using switches (e.g. CMOS
transfer gates) to connect fixed load capacitors to the output node of the delay stage.
This promises a wider Con/Coff ratio compared to the simple varactor. Additionally
a large portion of the on capacitance is contributed by the load capacitance of the
transfer gate itself, acting as varactor.
However, when switched on, the CMOS transfer gate shows an series resistance
which leads to a lower effective capacitance seen by the delay stage. An estima-
tion of this effective capacitance can be found in [QPP94]. The idea of adjusting
the oscillation frequency by the switch resistance of the capacitive load has been
presented in [MX00, ABR+99].
[SCL07] presents hysteresis based delay cells which act as capacitive load until its
switching threshold is reached and afterwards actively contribute to drive the signal
transition on the delay stage output node.
As shown in Eq. 3.3 the delay stage input transition time effects its delay. In a
chain of delay stages, the the signal transition time is increased when the load
capacitances increase. This effect must be considered when designing a delay cell
with linear digital tuning behavior. Although the second term of Eq. 3.3 suggests
that a binary weighted set of capacitors together with a binary tuning signal c lead
to linear characteristics, the presence of the transition time effect requires reduction
of the larger capacitors to linearize the tuning characteristics. As example in the
fine tuning stage in [Wag09], the load capacitance weights are (1 2 4 7 14 29) (binary
would be (1 2 4 8 16 32) to linearize the tuning characteristics.
Capacitive tuning is a individual tuning method being applied per cell. This has the
drawback, that for multi-phase DCOs the tuning circuits (e.g. capacitor and switch
arrays) must be replicated for each stage at the cost of chip area. The intrinsic noise
performance of capacitively tuned delay stages is generally good [MR09], because
capacitors do not add noise to the signal. The supply voltage sensitivity is similar
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to the all-digital DCOs with switched chain lengths.
As example, capacitive tuning of DCOs has been reported in [CCL05, Wag09,
MX00, ARK07, ABR+99].
Close to the application context of this work, the advantages of capacitive tuning
are used in the delay cells for 90◦ clock phase shift within the high speed serial NoC
link as presented in Sec. 2.4.
3.1.1.3 Drive Strength Adjustment
CLK
tune
Figure 3.4: DCO with tristate inverter array
Considering Eq. 3.3 tuning can also be achieved by adjusting the drivestrenght of the
delay stage in terms of ID0. This can effectively be realized by parallel connection
of tristate inverters operating on the same signal net. These inverter array DCOs
[ON04, TRF08] consist of n stages, where for single-ended implementations n must
be odd. Each stage consists of Ndrv,max parallel tristate inverters. Each of the
tristate inverters form a capacitive load for the previous stage, thereby effecting the
second term of Eq. 3.3. If all n stages have the same number of activated inverters,
as it would be required for generation of multi-phase clock outputs with equal phase
shift, the total oscillation period TDCO reads
TDCO = 2 · n ·
(
CL · VDD
ID0
· Ndrv,max
Ndrv,on
+ td,intrinsic
)
(3.5)
where Ndrv,on is the number of activated tristate inverters. The tuning step size can
be approximated by
Tstep =
∣∣∣∣ dTdNdrv,on
∣∣∣∣ = 2 · n · CL · VDD ·Ndrv,maxID0 1N2drv,on (3.6)
45
Chapter 3. Digitally Controlled Oscillators
The tuning range corresponds to the maximum and minimum numbers of inverters
that are on, i.e. the fill factor of the inverter array. The lower bound of the tuning
range is limited by the maximum number of on inverters
TDCO,min = 2 · n ·
(
CL · VDD
ID0
+ td,intrinsic
)
(3.7)
The upper bound of the tuning range given by the minimum number of inverters
that must be on, for a maximum allowed period tuning step Tstep, which is given
Eq. 3.6. Neglecting the intrinsic delay of the inverters td,intrinsic at this large period
tuning point, this results in
TDCO,max =
√
2 · n · CL · VDD
ID0
·Ndrv,max · Tstep. (3.8)
Therefore the tuning range for a given step size can be increased by increasing the
total number of tristate inverters in the array. As example, Fig. 3.5 visualizes the
analysis results of a 3 stage ring DCO in 65nm CMOS technology with tristate
inverter tuning with Ndrv,max tuning cells per stage. It shows the trade-off between
achievable tuning range at a given maximum tuning step in Fig. 3.5(c), where better
performance can be achieved by increased Ndrv,max. For reasonable tuning ranges to
cover PVT variations and achieving a small tuning step in the ps range, hundreds
of inverters are required [TRF08], which leads to large chip area and high power
consumption. Although this reduces jitter due to device noise, this tuning scheme
is not suited for compact DCOs for per-core instantiation. The decoding logic for
the thermometer coded array tuning consumes additional area [TRF08].
As example, inverter array DCOs have been reported in [ON04, ARK07, TRF08,
ZAJ+11]. The drive strength of the delay cells can also be adjusted directly by
insertion of switched resistors in series to the driving devices in the delay stages, as
presented in [ZK08, LJK+05, SKK08, HWES10].
3.1.1.4 Current-starved Inverters
Current-starved inverter delay cells as shown in Fig. 3.6 use current source devices
which directly define the maximum output current of the inverter stage and thereby
its output delay represented by the second term of Eq. 3.3 [MR09]. The tuning
current is generated by a DAC with current output, which is then mirrored to
all delay stages of the DCO. This centralized tuning scheme reduces the area
overhead, especially for multi-phase DCOs with common tuning for each stage. A
wide tuning range can be achieved with this topology. The current source devices
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Figure 3.5: Inverter array DCO analysis results
in each stage having high output resistance significantly reduce the supply noise
sensitivity. However, the DAC and its bias circuitry generate noise which is coupled
to the oscillation loop and results in jitter.
Obviously, also voltage tuned delay cells as parts of VCOs can be used as DCO
core ring oscillators, when its tuning voltage is provided by a DAC. But as most of
the commonly used VCO delay cells employ the cell current as real tuning property
and use a voltage-to-current converter, this can be simplified by directly realizing
a DAC with current output.
Digitally controlled delay elements using current-starved inverters have been re-
ported in [SLM01, MNS03].
3.1.1.5 Supply Voltage Regulation
As shown in Eq. 3.3 and Eq. 3.4 the delay of a CMOS stage significantly depends on
the supply voltage VDD, which therefore can be used for DCO tuning. Besides the
direct application of a tuning supply voltage from a digitally controllable voltage
regulator, the addition of a controllable resistance in the supply net of the DCO as
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VDD
A Z
VDD
Itune
Figure 3.6: Current starved inverter delay cell
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tune Rtune
VDD
VDDVDD,tune
IDCO
Figure 3.7: DCO with supply voltage tuning
shown in Fig. 3.7 serves the same purpose. The current consumption of the logic
causes a voltage drop over the tuning resistor
VDD,tune = VDD − IDCO · Rtune. (3.9)
The current consumption of the core can be estimated to be proportional to the
oscillation frequency 1/TDCO and the tuning supply voltage
IDCO =
C ′ · VDD,tune
TDCO
(3.10)
where C ′ is the effective capacitance of the ring oscillator core. From this it can be
concluded that
TDCO =
C ′ · VDD,tune ·Rtune
VDD − VDD,tune . (3.11)
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Using in Eq. 3.3 and Eq. 3.4 the oscillation period dependency from the tuning
supply voltage can be expressed by
TDCO ∝ CL · VDD,tune
(VDD,tune − Vth)α . (3.12)
At the target tuning point Eq. 3.11 and Eq. 3.12 must be fulfilled. Fig. 3.8(a)
shows the tuning characteristics of a DCO with tuning resistance in the supply net
based on numerical evaluation of Eq. 3.11 and Eq. 3.12 for different values of C ′,
representing different gate sizes of the oscillator core ring. For this analysis it is
Vth = 0.45V, VDD = 1.0V and TDCO = 0.1 · 10−9 ·Vs · VDD,tune/(VDD,tune − Vth)2. As
result, almost linear tuning characteristics of TDCO over Rtune can be achieved.
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Figure 3.8: DCO with supply resistance tuning model analysis results
When realizing the controlled resistor by parallel connection of MOS transistor
switches each with Ron, where c are on, the tuning resistance reads
Rtune =
Ron
c
. (3.13)
Fig. 3.8(b) shows the resulting tuning characteristics for different base Ron values
(for C ′ = 100fF). Generally a higher number of MOS switches with higher on
resistance Ron lead to a wider tuning range with smaller step size. This tuning
behavior is similar to the inverter array DCOs presented in Sec. 3.1.1.3. Here also
hundreds of switches are required for acceptable tuning ranges with fine tuning
steps. But here the supply path resistors are applied in a centralized tuning scheme
where the switches are shared among all DCO stages. This significantly reduces
the area overhead and makes this tuning mechanism feasible for compact DCO
implementations. Details on the circuit implementation of a DCO with resistive
supply voltage tuning can be found in Sec. 3.3 of this work. The supply voltage
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tuning scheme can provide a wide tuning range with small step sizes. One drawback
is that the resistive elements in the supply path add noise to the DCO. This can
be prevented to some extend by adding decoupling capacitors to the VDD,tune net.
DCOs with supply voltage tuning are commonly used where multi-phase outputs
are required, like for example for Flying Adder frequency synthesis as presented in
[Xiu07, XLL12]. Parallel connected PMOS devices as resistance in the supply path
are used in [KSK+09].
3.1.2 Combining Tuning Mechanisms
Each of the different tuning methods has individual benefits with respect to the main
DCO requirements. In order to cope with the trade-off between tuning range, tuning
step size and circuit complexity of individual tuning methods, multiple of them can
be combined within one DCO circuit [SCL07], [WWWW05], [ZK08], [LJK+05],
[SLH+10], [YCYL12]. Basically different types of controlled delay elements are
connected in series within the ring oscillator loop. Coarse tuning elements are
employed for calibration purposes with respect to process variations. Fine tuning
is then commonly used for phase and frequency tracking during operation. The
benefit of this is the reduced gain of the DCO characteristics, which leads to less
jitter introduced by the control signal LSB during closed loop ADPLL operation. As
example a switched delay chain can be used for coarse adjustment of the DCO period
whereas fine tuning is achieved by delay cells with digitally adjustable capacitive
loads and others with drive strength adjustment [ZK08].
Therefore the digital tuning word c is split into sub-words, each controlling a dif-
ferent tuning mechanism. Since they are typically realized by completely different
circuit techniques their individual characteristics do no automatically match. This
issue is visualized in Fig. 3.9(a), where the fine tuning range is significantly larger
than the LSB step of the coarse tuning. When operating the DCO at such a point of
unwanted non-linearity, large tuning induced period jitter can be generated. These
non-linearities are strongly effected by variations (e.g. device mismatch) in the
manufactured circuits.
Basically there are two solutions to this issue. The DCO characteristics can be
calibrated such that overflow values are defined for the fine tuning words, which
correspond to one LSB step of coarse tuning, as shown in Fig. 3.9(b). Circuits that
allow this kind of self calibration have been presented in [CYL09, Wag09]. They
require significant additional circuit overhead which increases the complexity of the
whole clock generator.
As new alternative approach, the 65nm DCO developed in this work as presneted
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in in Sec. 3.2 also uses separated coarse and fine tuning mechanisms. But by a
new compensation technique for the supply voltage and temperature dependency
of the DCO period it is ensured that after applying the coarse tuning for process
calibration, operation can be achieved only with fine tuning within the specified
ranges for supply voltage and temperature.
tuning word
period
coarse steps
fine tune overflow
(a) uncalibrated
tuning word
period
coarse steps
calibrated
characteristic
(b) calibrated
Figure 3.9: DCO characteristics with multiple tuning mechanisms
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3.2 A Multi-phase DCO in 65nm CMOS Technology
For the targeted application within an ADPLL clock generator for multi-phase
output clocks, a new DCO based on a fully differential ring oscillator topology is
developed. Tuning is achieved by current starved inverters that are controlled by a
current-based DAC. This circuit has been implemented in 65nm CMOS technology
in the ”Tommy” testchip and, with some modifications in the tuning and bias
circuitry, in the ”Atlas” testchip, as presented in Sec. 2.8. Its detailed circuit
structure is presented in the following subsections.
3.2.1 Circuit Structure
Fig. 3.10 shows the schematic of the DCO ring oscillator [HEH+13]. It is built up
using four pseudo-differential stages with current-starved inverter cells as shown in
Fig. 3.11(a). The tuning bias signals tp and tn are generated by a current-based
DAC, and are applied to all DCO stages. This centralized tuning approach en-
sures symmetry of the multi-phase output signal. Within the pseudo-differential
stages, 180◦ phase shift between the differential nodes is ensured by cross-coupled
inverters. This positive feedback additionally compensates delay mismatch varia-
tions in the DCO cells. The output signal of each cell is buffered by a conventional
CMOS inverter. The four differential stages are connected with an inverted feed-
back to provide an additional 180◦ phase shift to fulfill the oscillation criterion. This
topology provides eight equally spaced output clock phases with 45◦ phase shift,
corresponding to a relative delay of T0/8 when the DCO is locked to a period of T0.
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Figure 3.10: DCO core schematic, [HEH+13]
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Figure 3.11: Current-starved inverter DCO tuning schematics, [HEH+13]
As presented in [HEH+13], the ring oscillator with an even number of differential
stages might suffer from startup problems because a stable common mode can be
reached, when the differential gain of the delay stages is too small to meet the
oscillation criterion. In this case the differential nodes of each oscillator stage settle
on the same voltage level, where the following differential stage has the inverted
common mode. This common mode does not lead to an oscillation because an even
number (4) of differential inverters is in the loop. This issue can be overcome by
higher drive strengths of the cross-coupled inverters that ensure differential signals
at the according nodes. If they are too strong, the main oscillation loop can be
slowed down and regenerative switching can occur which leads to increased jitter
[MR09]. If they are to weak, startup might fail. Here the drive strength of the cross-
coupled inverters is chosen one third of the main inverters to prevent regenerative
switching [MR09]. The differential oscillation startup issue is solved by a special
power up technique as explained in the following.
When a current-starved DCO is disabled (EN=0), the main inverters are disabled.
Their output nodes would be high-resistive. Therefore, the internal node voltages
would not be well defined which might lead to unwanted static currents in the
output inverters and startup might fail when a stable common mode is established
as explained before. Fig. 3.12 shows the simulated differential small-signal DC gain
of one pseudo-differential DCO stage. If the common mode is below 0.2V or above
0.7V the differential mode is attenuated. Even if differential perturbations (e.g. due
to noise) are present, no differential oscillation can ramp up.
The bias voltages of the current-starved inverters are switched to dedicated lev-
els during power down by the tuning voltage switch shown in Fig. 3.11(b). It is
implemented using simple CMOS transmission gates. When the DCO is in power
down mode (EN=0), the main inverters are completely disabled whereas in the
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Figure 3.12: Simulated differential small-signal DC gain of one DCO stage versus
common mode voltage, VDD = 1.2V , 65nm CMOS
cross-coupled stages either the pull-up current source device Msp or the pull-down
current source device Msn are enabled. Thereby the internal differential nodes are
kept in fully settled differential mode, as indicated by the Rst’1’ and Rst’0’ labels
in Fig. 3.10. The output inverters are switched completely and no static current
(except leakage) flows in power down mode. From this differential power down
mode safe oscillation start-up occurs, because the DCO stages have their maximum
differential gain at this reset point (VCM ≈ VDD/2). During DCO operation (EN=1)
all current source devices Msp/Msn in the current-starved inverters are connected
to the tuning voltages tunep and tunen, respectively. Fig. 3.13 shows the waveform
of the DCO startup. The internal nodes P0Q to P7Q are plotted together with the
tuning voltages of the current-starved inverters.
A current-based DAC is used for tuning. It converts the digital tuning signals to the
biasing voltages of the PMOS and NMOS sources in the current-starved inverter
cells. Fig. 3.14 shows its schematic. First, a reference bias current at the input
iref is multiplied by the coarse tune current switch bank. This consists of 6-bit
binary weighted current switches being controlled by a the tuning signal ccoarse.
Due to the fact that coarse tuning is only performed during start-up of the ADPLL
(see. Sec. 3.2.3) the use of binary weighted switches is feasible, although they can
add significant noise to the DCO by switching large transistors, especially when
changing the MSB of ccoarse. On the other hand the binary weighted tuning signal
can directly be applied from the ADPLL controller without additional decoding
effort. Second, the reference current is fed to the fine tuning gain stage where it
can be multiplied by a 2-bit, binary weighted control signal cftgain to set the gain
of the following fine tuning stage. This allows to adjust the trade-off between the
DCO tuning step size Tstep and the period range which is covered by fine tuning.
The fine tuning stage consists of 64 minimum sized switches that are controlled by
a thermometer coded tuning signal cfine. Thereby the control signal related jitter
during operation is minimized, because only little parasitic charge is injected to the
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Figure 3.13: DCO startup waveform simulation result, VDD = 1.2V, typical process
(TT), θ = 27◦C, TDCO = 507ps
control signal nodes. However, a thermometer decoding logic is required for cfine in
the ADPLL controller. The output currents of the coarse and fine tuning banks are
summed on the input of the DAC output current mirror and are converted into the
bias voltages tunen and tunep for the current-starved inverter cells. In summary,
the tuning current can be expressed by
Itune ∝ Iref · (ccoarse + γ · cftgain · cfine) (3.14)
where γ < 1 is a constant.
3.2.2 DCO Circuit Implementation
The proposed DCO has been implemented in 65nm LP CMOS technology. Fig. 3.15
show the layouts of the current DAC and oscillator core. A symmetric layout is
required for good phase matching of the multi-phase output signal. Fig. 3.16 shows
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Figure 3.14: DCO tuning DAC schematic
the detailed layout of the DCO ring oscillator core consisting of four stages (A to
D) as shown in the schematic Fig. 3.10. The placement sequence of D,A,C,B allows
the realization of symmetric wire lengths of the internal signals in the oscillation
loop. The stage outputs (P0 to P7) are connected to a symmetric 8-bit bus. Wire
lengths are kept as equal as possible for all eight clock phases.
Figure 3.15: Layout of the DCO in 65nm CMOS, 24µm× 58µm
Fig. 3.17 shows the measured waveform of the free running DCO in 65nm CMOS
technology. Fig. 3.18 shows the measured DCO fine tuning curves for different ccoarse
values and fine tune gain settings. The fine tuning step size is suitably small for
low jitter operation reaching from ≈ 0.36ps for cftgain = 0 to ≈ 1.38ps for cftgain = 3.
Fig. 3.19 shows the measured differential nonlinearity (DNL) for the coarse and fine
tune stage of the DAC respectively. The binary weighted coarse tune stage shows a
maximum DNL error of ±1.7LSB. The thermometer decoded fine tune stage shows
strictly monotonic tuning behavior with DNL > −1LSB.
Tab. 3.1 summarizes the main performances of the DCO realization in 65nm CMOS
technology.
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Figure 3.16: Layout of the DCO core in 65nm CMOS
Table 3.1: Typical 65nm DCO performances
TDCO [ps] 500
tuning step [ps] at 2GHz 1.0
period jitter rms [ps] at 2GHz 5.4
power consumption [mW] at 2GHz 1.8
Figure 3.17: Measured 65nm DCO output waveform over LVDS pad
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Figure 3.19: Measured DAC DNL, 35 devices
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3.2.3 ADPLL Application Scenarios
When applied in an ADPLL for MPSoC clock generation the DCO is locked to a
nominal period of T0. Fig. 3.20 illustrates a typical application scenario for DCO
operation [HHH+12]. In an initial coarse tune phase the value of ccoarse is determined
such that TDCO ≈ T0. Linear or binary search (see Sec. 4.2.2 and Sec. 4.3.2)
algorithms can be used here. During this phase the fine tune signal cfine is at its
middle position. During coarse lock-in mainly process variations are compensated
and the DCO frequency changes in a wider range. Therefore, the output clock of the
ADPLL is gated, such that the MPSoC components are not clocked during coarse
lock-in. In the following fine lock phase cfine is adjusted by closed-loop ADPLL
operation to meet the frequency lock condition of TDCO = T0. It compensates the
remaining coarse tune error. When the lock condition is reached, the output clock is
used to run the MPSoC component(s). During operation the fine tune mechanism
tracks supply voltage VDD and temperature θ variations.
ccoarse
coarse
cfine
locked
clk out
t
mid
VDD
min
max
θ
fine lock in
fine track (SoC running)
lock-in
Figure 3.20: ADPLL operation phases, [HHH+12]
The MPSoC has specified operating parameter ranges for temperature θmin ≤ θ ≤
θmax and supply voltage VDD,min ≤ VDD ≤ VDD,max. The parameters can change
during system operation within these specified ranges, e.g. due to environmen-
tal temperature changes, heating by system power consumption or IR-drop in the
supply networks. In order to maintain phase and frequency lock, the fine tune sig-
nal must stay within the available region cfine,min ≤ cfine ≤ cfine,max during system
operation. To describe this phenomenon, the following assumptions are made:
• TDCO has a strictly monotonic dependency from VDD, for constant θ and cfine.
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• TDCO has a strictly monotonic dependency from θ, for constant VDD and cfine.
• TDCO has a strictly monotonic dependency from cfine, for constant VDD and θ,
ensured by the thermometer coded fine tuning as presented in Sec. 3.2.1.
• There exists a best-case operating condition (VDD, θ)best where TDCO reaches
its minimum value for constant cfine.
• There exists a worst-case operating condition (VDD, θ)worst where TDCO reaches
its maximum value for constant cfine.
• Best-case and worst-case operating conditions occur at the corners of the spec-
ified operation region, where VDD ∈ (VDD,min;VDD,max) and θ ∈ (θmin; θmax).
As shown in in Fig. 3.21 [HHH+12], the DCO period fine tune characteristics
TDCO = f(cfine) change with (VDD,θ) variations in the gray regions, where the upper
and lower boundaries denote the best-case (VDD, θ)best and worst-case (VDD, θ)worst
corners. At initial coarse lock-in, where the fine tune signal is kept at its middle
position, the actual operating condition (VDD, θ) is not known. However, the fine
tune mechanism must be capable to compensate for all variations within the spec-
ified operating parameter range. Therefore, the criteria for safe system operation
within the specified operating parameter ranges are:
• coarse lock-in at (VDD, θ)best and occurrence of (VDD, θ)worst during operation,
→ cfine ≤ cfine,max
• coarse lock-in at (VDD, θ)worst and occurrence of (VDD, θ)best during operation,
→ cfine ≥ cfine,min
as illustrated in Fig. 3.21. These constraints can be fulfilled by different approaches:
1. A wider tuning range by more fine tuning steps at cost of chip area.
2. A wider tuning range by larger fine tuning step size at cost of higher period
jitter in the ADPLL output signal.
3. Reduced dependency of the fine tuning characteristics from (VDD,θ) by circuit
design techniques.
For the proposed DCO implemented in 65nm CMOS technology, the third approach
is chosen, whereas the 28nm DCO circuit presented in Sec. 3.3 uses the first option
while benefiting from technology scaling.
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Figure 3.21: Illustration of DCO coarse lock-in at different (VDD, θ) conditions and
fine tune variations during system operation, [HHH+12]
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3.2.4 DCO Bias Circuit
A novel biasing technique for active compensation of supply voltage and tempera-
ture variations in DCOs in order to circumvent the trade-off between PVT variation
robustness and required tuning range has been developed in this work and is ex-
plained in the following subsection as it has been presented in [HHH+12].
3.2.4.1 Supply Voltage and Temperature Dependency
Although the period of oscillation of a current-starved ring oscillator is defined by
the current-sources in the inverter-cells, it depends on the supply voltage VDD and
the temperature θ by
TDCO = F (θ, VDD, Iref) (3.15)
for constant values of ccoarse and cfine, where F denotes a nonlinear function. Iref
is the reference current of the tuning DAC. Fig. 3.22 shows an example simu-
lation result of the temperature and supply voltage dependency of the DCO in
65nm CMOS technology from Sec. 3.2.1 for a constant reference current Iref. With
increasing supply voltage the period decreases because the current source devices
provide increased output current, due to their finite output resistance. Additionally,
the switch devices in the current-starved inverter cells (Fig. 3.11(a)) show smaller
on-resistance. With increasing temperature the threshold voltage of the switching
devices decreases, leading to reduced oscillation period as well.
TDCO=0.5ns
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Figure 3.22: Simulated DCO period for constant Iref = 30µA, [HHH
+12]
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3.2.4.2 Previous Work
Several approaches for compensation of supply voltage and temperature influences
on the oscillation period of ring oscillators have been reported previously. [SAA06]
and [TLC+10] compensate the ring oscillator frequency for temperature and pro-
cess by adaptive biasing using threshold voltage sensing circuits. [ZA11] presents
a compensation technique using an addition based current source. However this
approach requires a reference gate-source voltage which can not be used for tuning
because the temperature compensation is optimized for a fixed gate-source voltage.
In [YYL11] an all-digital low frequency reference oscillator with PVT compensation
is presented, which is based on on-chip evaluation of the relative delay of different
logic gate types. This topology is not suited for high-speed ring-oscillations with
current-starved tuning mechanism. [SCJ+11] presents a special DCO ring topology
to reduce the supply voltage influences on the oscillation period.
The drawback of the previous work is that sensitivity versus supply voltage changes
are not compensated separately from the process and temperature related effects,
which is especially critical for circuits in small CMOS technologies, where short
channel effects increase significantly. In contrast, this work presents selective com-
pensation for supply and temperature related effects. Thereby the fine tune range
of DCO can be reduced significantly or the fine tune step size can be decreased with
the same number of control bits. This additionally can reduce the DCO gain Kt
and therefore the output jitter of the ADPLL clock generator.
3.2.4.3 Bias Current Compensation Architecture
When the oscillator is locked to a specified period the (VDD,θ) variations are com-
pensated by the fine tuning mechanism during closed-loop ADPLL operation. As
an example Fig. 3.23 shows the tuning current for a constant period of T0 = 0.5ns
versus temperature and supply voltage variations. The maximum required current
tuning range (∆Iref = Iref,max − Iref,min) must be covered by the fine tuning stage of
the DAC. If ∆Iref is large, a large number of fine tune switches are required, which
leads to larger chip area, or the fine tune step size must be increased, which leads
to larger jitter.
To circumvent this trade-off, it is proposed to provide a reference current Iref, which
compensates for temperature and supply voltage variations and thereby decreases
the required DAC fine tuning range. Therefore, the current bias source must show
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linear fit
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Figure 3.23: Iref for TDCO = 500ps, from reverse interpolation of simulation data of
the DCO in 65nm CMOS, [HHH+12]
the inverse characteristics of the DCO core TDCO = F (θ, VDD, Iref), which is
Iref = GI,ref(θ, VDD)|T0 . (3.16)
Obviously the function G(θ, VDD) is nonlinear as well as shown in Fig. 3.23). It can
be approximated by a two dimensional polynomial expression [Sem97]
Iref ≈ ccomp + acomp · VDD + bcomp · θ + a2 · V 2DD + b2 · θ2 + d2 · VDD · θ + . . . (3.17)
It is proposed to neglect the higher order terms of Eq. 3.17 and to employ a current
source which has linearized characteristics of GI,ref versus θ and VDD. This cancels
out first-order supply voltage and temperature variation effects. The higher order
error remains and is compensated by the fine tuning mechanism of the DCO. The
linearized compensated reference current has three degrees of freedom acomp, bcomp
and ccomp with
Iref,comp(VDD, θ) = (acomp, bcomp, ccomp)︸ ︷︷ ︸
a
·(VDD, θ, 1)T. (3.18)
Therefore, the architecture of this reference current source as shown in Fig. 3.24
consists of three independent bias currents with different supply voltage and tem-
perature characteristics. The first component Iref,0 is independent from θ and VDD,
whereas the second (Iref,1,ptk) and third (Iref,2,pvk) components show strong depen-
dency from θ and VDD respectively. The reference current for the DAC is generated
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by summing up these three components
Iref(VDD, θ) = (k0, k1, k2)︸ ︷︷ ︸
k
·(Iref,0, Iref,1,ptk, Iref,2,pvk)T. (3.19)
The weighting factors k = (k0, k1, k2) are adjustable by a programmable current
bank based on switchable current sources. Although being designed for no (Iref,0)
or main dependency from a single parameter θ (Iref,1,ptk) or VDD (Iref,2,pvk), all three
current components show parasitic dependency from VDD and θ. This is considered
by modeling these influences with a first-order (linear) approximation

 Iref,0Iref,1,ptk
Iref,2,pvk

 =

 a0 b0 c0a1 b1 c1
a2 b2 c2


︸ ︷︷ ︸
A
·

 VDDθ
1

 (3.20)
where each bias component source has its individual set of coefficients (a, b, c). The
main (wanted) components are c0, b1 and a2, where all remaining components model
parasitic influences. The total reference current can be expressed by
Iref(VDD, θ) = k ·A · (VDD, θ, 1)T (3.21)
Iref,0 ≈ const(VDD, θ)
current bank
k0
Iref,1,ptk ∝ θ
Iref,2,pvk ∝ VDD
k1 k2
iref (to DCO IDAC)
current bank current bank
bias component 0
bias component 1 bias component 2
Figure 3.24: Bias current source with adjustable temperature and supply voltage
dependency, [HHH+12]
The circuit realization of the three bias current components is explained in the
following.
Current bias component 0 The first bias current component Iref,0 has a low
sensitivity with respect to θ and VDD. A beta-multiplier based current reference
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[Bak05] as shown in Fig. 3.25 is used here. The current I0 is determined by M1,
M2 and the resistor R. The amplifier circuit ensures that
VGS,1 = VGS,2 +R · I0 (3.22)
and the equally sized devices M3 and M4 ensure that the M1 and M2 have the same
current I0. The width ratio of M2 and M1 is W2 = K ·W1. Assuming M1 and M2
to operate in saturation region it is
I0 =
β
2
· (VGS,1 − Vth)2 = K · β
2
· (VGS,2 − Vth)2 (3.23)
with β = KP ·W/L. Thereby I0 can be expressed as
I0 =
2
R2 · β ·
(
1− 1√
K
)2
. (3.24)
The reference current does not depend on the supply voltage VDD in a first-order
approximation. The temperature dependency of I0 can be written as
1
I0
· δI0
δθ
= − 2
R
· δR
δθ
− 1
β
· δβ
δθ
. (3.25)
It is δβ/δθ < 0 because the charge mobility is decreasing with increasing temper-
ature. In order to achieve δI0/δθ = 0, the resistor must exhibit a postitive tem-
perature dependency δR/δθ > 0 according to Eq. 3.25. An n-well resistor is used
for this purpose. The reference current Iref,0 is generated from I0 by a switchable
PMOS current bank.
R
M1 (W1/L) M2 (K ·W1/L)
amplifier
to PMOS current bank
M3 M4
I0I0
to NMOS current bank
Figure 3.25: Beta-multiplier current reference for Iref,0 and Iref,1,ptk, power-down
switches and start-up circuit not shown, [HHH+12]
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Current bias component 1 The second bias component Iref,1 provides a significant
temperature dependency but a low supply voltage dependency. The same beta-
multiplier circuit as for Iref,0 is employed, except that a poly resistor with negative
temperature dependency δR/δθ < 0 is used. Thus the temperature sensitivity is
δI1/δθ > 0 according to Eq. 3.25. The reference current Iref,1 is generated from I1
by a switchable NMOS current bank.
Current bias component 2 The third bias component Iref,2 shows a significant
dependency on VDD. Fig. 3.26 shows its schematic realization. The resistive divider
R1,R2 defines a reference voltage Vref which linearily depends on VDD. The transistor
M2 sources a current I2 through R3, with R3 = R1. An error amplifier senses the
voltage difference over R1 and R2 and adjusts the VGS,2 of M2 until VR3 = VR1 and
therefore the currents through R1 and R2 are equal (I2). It is
I2 =
1
R3
· R1
R1 +R2
· VDD = 1
R1 +R2
· VDD (3.26)
The sensitivities with respect to VDD and θ read
δI2
δVDD
=
1
R1 +R2
(3.27)
1
I2
· δI2
δθ
= − 1
R1 +R2
· δ(R1 +R2)
δθ
(3.28)
Poly resistors are employed here, because they show a low absolute temperature
dependency δR/δθ, such that I2 is mainly sensitive to VDD. The reference current
Iref,2 is generated from I1 by a switchable NMOS current bank.
M2
amplifier
to NMOS current bank
Vref
R1
R2
R3
I2I2
Figure 3.26: Current reference Iref,2,pvk, power-down switches not shown, [HHH
+12]
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3.2.4.4 Parameter Extraction
For a given circuit realization the reference current weighting factors k = (k0, k1, k2)
T
must be determined. This can be done either by circuit simulation or lab charac-
terization of samples of the manufactured chips. The (VDD, θ) characteristics of the
DCO for several reference currents TDCO = F1(VDD, θ, Iref) are determined. From
this, the inverse characteristics Iref = |G(θ, VDD)|TDCO=T0 are determined numeri-
cally by inverse interpolation. An example result is shown in Fig. 3.23. A two
dimensional plane is fitted to G by the least square method using MATLAB which
results in the linear approximation of the targeted bias current characteristics in
Eq. 3.18. Thereby the vector a is determined. This linear characteristics must be
reproduced by the bias circuit Iref(VDD, θ) = Iref,comp(VDD, θ). Therefore, the three
individual bias components are characterized for their linear (VDD, θ) characteris-
tics by circuit simulations or measurements, determining the matrix A. Combining
Eq. 3.21 with Eq. 3.18 and solving for k leads to
k = a ·A−1. (3.29)
By determination of k, the value for bias configuration signals cizero, ciptk and
cipvk can be selected.
3.2.4.5 Implementation Results
Figure 3.27: Layout of the DCO bias generator in 65nm CMOS, 24µm× 54µm
The bias current generator has been implemented in 65nm CMOS technology. Its
layout is shown in Fig. 3.27. The robustness of the circuit with respect to pro-
cess variations is evaluated using Monte-Carlo simulations. Tab. 3.2 shows the
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Monte Carlo simulation results including global (process) and local (mismatch)
variations (696 samples). The relative variability of the main current source pa-
rameters c0, b1 and a2 are suitably low. Calibration of the bias circuit has been
performed based on simulation data in the typical process corner (TT) using the
method presented in Sec. 3.2.4.4. The resulting optimum settings for the bias cur-
rent banks are k1 = 1.2 and k2 = 0.9 (normalized with respect to k0 = 1.0).
In this circuit implementation these settings are adjustable with 4-bit accuracy
only. Thus there is a remaining weighting factor error which can be expressed by
k/kideal = (0.9848,−0.9045,−1.0395), i.e. the calibration of the linearized current
bias is accurate within ≈ ±4%.
Table 3.2: Current source Monte-Carlo simulation results
mean std std/mean
a0 [µA/V] -2.918 0.6985 -0.239
b0 [µA/K] 0.05654 0.01129 0.200
c0 [µA] 100.49 13.00 0.131
a1 [µA/V] -0.5084 0.1407 -0.277
b1 [µA/K] 0.1149 0.01066 0.093
c1 [µA] 41.97 4.069 0.097
a2 [µA/V] 16.33 1.116 0.068
b2 [µA/K] 0.003123 0.002018 0.646
c2 [µA] 2.97 0.207 0.070
Fig. 3.28 and Fig. 3.29 show the simulated and measured DCO periods respectively
at fixed tuning values with and without bias current compensation. Tab.3.3 sum-
marizes the results for period compensation of a DCO with fixed ccoarse and cfine for
TDCO ≈ 0.5ns.
Table 3.3: DCO period compensation results
(1.08V; 1.32V) (15◦C; 85◦C) TDCO [ns] ∆TDCO [ns] ∆TDCO/TDCO
sim. uncomp. 0.503 0.196 39.0 %
meas. uncomp. 0.513 0.156 30.4 %
sim. comp. 0.499 0.036 7.4 %
meas. comp. 0.497 0.039 7.8 %
Fig. 3.30(a) and Fig. 3.30(c) show the simulated fine tuning curves for lock-in at
(VDD, θ)best and (VDD, θ)worst respectively according to the illustration in Fig. 3.21.
In order to evaluate the required fine-tuning range for application of this DCO
within an ADPLL, the following measurement procedure is performed to cover all
worst-case and best-case operation scenarios within the (VDD, θ) range VDD,min ≤
VDD ≤ VDD,max and θmin ≤ θ ≤ θmax ranges as explained in Sec. 3.2.3.
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(b) 2D visualization
Figure 3.28: DCO period simulation results with (k1 = 1.2 and k2 = 0.9) and
without (k1 = 0 and k2 = 0) compensated biasing, [HHH
+12]
1. Initially lock the ADPLL at one (VDD,min,max, θmin,max) corner
2. Apply resulting ccoarse to the DCO in open-loop mode
3. Measure TDCO(cfine) for three remaining (VDD,min,max, θmin,max) corners
4. Repeat 1) to 3) for lock-in at all 4 (VDD,min,max, θmin,max) corners
The resulting 16 tuning curves are plotted in Fig. 3.30(b) and Fig. 3.30(d) without
and with bias compensation respectively. Measurement and simulation results are
in good agreement. Without compensation for supply voltage and temperature
variations it is not possible to maintain fine-lock for all possible changes of VDD
and θ during MPSoC operation. The bias compensation circuit allows to keep fine-
lock during circuit operation with a maximum required cfine range from 9 to 56
(simulation) and 14 to 55 (measurement), thereby enabling safe MPSoC operation
under all specified VDD and θ conditions.
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Figure 3.29: DCO period measurement results with (k1 = 1.2 and k2 = 1.1) and
without (k1 = 0 and k2 = 0) compensated biasing, [HHH
+12]
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Figure 3.30: Fine tune lock-range results at 1.08V ≤ VDD ≤ 1.32V and
0◦C ≤ θ ≤ 85◦C (15◦C ≤ θ ≤ 85◦C for measurement)
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3.3 A Multi-phase DCO in 28nm CMOS Technology
For the same target application, a multi-phase DCO with similar functionality and
frequency range as presented in Sec. 3.2 is implemented in a leading-edge 28nm
CMOS technology. Due to the fact that short channel effects with the reduction of
the MOS transistor output resistance as well as device variability increase signifi-
cantly in smaller CMOS technologies, the implementation of a supply voltage and
temperature compensation scheme as presented in Sec. 3.2 is challenging. The size
of the transistors would have to be increased significantly with respect to the min-
imum feature size of the technology node. This counteracts the area savings which
come from technology scaling, and are mandatory to realize a DCO circuit which is
ultra-compact for per-core instantiation within MPSoCs. Therefore a different tun-
ing technique is used for this 28nm DCO implementation. A digitally controllable
series resistance in the supply path is used for tuning as presented in Sec. 3.1.1.5.
The tuning resistor is built up using PMOS devices connected in parallel [KSK+09].
This purely digital tuning scheme without analog voltage or current processing ele-
ments benefits well from technology scaling in terms of area, does not rely on good
analog MOS device properties and allows for easy design implementation.
3.3.1 Circuit Overview
The oscillator core architecture as shown in Fig. 3.31(a) is similar to the one of
the 65nm DCO realization presented in Sec. 3.2. It consists of tristate inverter
cells (Fig. 3.31(b)), which can be disabled during power down. The cross-coupled
inverters in each stage are not completely disabled, but the pull-up (p on) and
pull-down paths (n on) remain on during power down, realizing a reset scheme,
where the differential ring oscillator nodes keep their differential state all times.
This ensures safe and defined startup conditions as analyzed in Sec. 3.2.
The tuning circuit is shown in Fig. 3.32. The employed tuning scheme with a digi-
tally controlled resistor in the supply voltage net has been analyzed in Sec. 3.1.1.5.
The supply tuning resistance is realized by parallel connection of PMOS devices,
which are encapsulated into tune switch cells. Each tune switch cell contains a HVT
PMOS switch with 4 · Lmin gate length, to achieve a higher on-resistance for finer
tuning step size as motivated in Sec. 3.1.1.5. It is enabled by a standard CMOS
inverter structure, which additionally serves the purpose of decoupling the digital
supply voltage domain (where the ADPLL controller is located) from the analog
DCO supply voltage domain, to reduce supply noise on the analog domain. The
tune switch cell layout is compatible to the standard cell grid. The remaining layout
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Figure 3.31: 28nm DCO core schematic
space for NMOS due to the PMOS switch with increased length is filled with an
capacitor device, which reduces ripple on the DCO tuning voltage. Each single tune
switch has the on conductance of G0 = 1/Ron,HVT,PMOS. The tune switch cells are
clustered for different components of the total tuning signal c of 10-bit width. The
main group are 64 tune switch cells which are controlled by 64 thermometer coded
signals cTHERM0 to cTHERM63, representing the upper 6 bits of c. The 4 LSBs
of c are directly applied to 4 tune switch cell with binary increased on-resistances
by series connection of the high threshold voltage (HVT) PMOS devices, realizing
on conductances of G0/2, G0/4, G0/8 and G0/16, respectively. Another switch with
G0/16 is added for the delta sigma modulated LSB tune bit cDSM ∈ [0; 1]. In order
to achieve a small tuning step size and to allow oscillation of the DCO for all pos-
sible values of ctune, a set of 20 always-on switch cells is added. The number of the
activated always-on cells is selectable by cao, which is not changed during ADPLL
control of this DCO. The total tune conductance in the supply path reads
Gtune = cao ·G0 + c · G0
16
+ cDSM · G0
16
(3.30)
where cDSM is an additional LSB which is used for fractional tuning using a delta-
sigma modulator (DSM) as presented in Sec. 4.1.3.2.
3.3.2 Implementation Results
Fig. 3.33 shows the layout of the DCO in 28nm CMOS technology. All components
are realized within a standard cell grid. The VDD supply rail of the oscillator core
cells is connected to the VDD TUNE net, whereas the supply rails of the tuning
switch array and the output buffers are operating on VDD. Therefore adapter cells
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Figure 3.32: Tuning circuit schematic with resistance in the supply path
are inserted left and right of the ring oscillator core, which also realize required
spacing of the n-wells on VDD and VDD TUNE, respectively.
Figure 3.33: Layout of the DCO in 28nm CMOS technology, 28.0µm× 8.6µm
Fig. 3.34 shows the simulated tuning characteristics of the DCO within the specified
temperature and supply voltage ranges (−40◦ ≤ θ ≤ 125◦, 0.9V ≤ VDD ≤ 1.1V)
for three process corners. The target period of T0 = 0.5ns can always be achieved
within these ranges. The tuning gain Kt = dTDCO/dctune shows strong dependency
on the PVT conditions. In the lower plots of Fig. 3.34 the target Kt at TDCO = T0
is printed. It shows variations from 0.3ps to 2.4ps considering all possible PVT
variations within the specified ranges.
Fig. 3.35 shows the measured output waveform and the period jitter histogram of
the DCO when running at ≈ 2GHz. The DCO signal is fed through an LVDS pad
as described in Sec. A.3. Fig. 3.36 shows example measurement results of TDCO
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Figure 3.34: DCO tuning characteristics and tuning gain, −40◦ ≤ θ ≤ 125◦, 0.9V ≤
VDD ≤ 1.1V
and the supply current IDD for different numbers of activated always-on switches.
Tab. 3.4 summarizes the performance of the DCO in 28nm CMOS technology.
The achievable tuning range does not include the configuration of the always on
switches, which can be adjusted, if the target frequency of the DCO has to be in
another frequency range than 2GHz.
Table 3.4: 28nm DCO performances, post-layout simulation results, corners
min typical max
TDCO [ps] achievable over all PVT conditions 450 500 515
TDCO [ps] achievable over all PT conditions at 1V 312 500 645
Kt=Tstep [ps] at 2GHz 0.3 1.6 2.4
period jitter rms (simulated, w/o supply noise) [ps] 0.62 0.95 0.95
period jitter rms (measured, see. App. A.3) [ps] 3
duty cycle [%] 40 48 55
power consumption [mW] at 2GHz 0.27 0.36 0.59
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Figure 3.35: Measured 28nm DCO output waveform over LVDS pad
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Figure 3.36: 28nm DCO measurement results, VDD = 1.0V, room temperature
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3.4 Differential Clock Buffers
The DCO topologies that have been presented in Sec. 3.2 and Sec. 3.3 provide
multi-phase and differential output clock signals, which can be used for open-loop
clock generation circuits as shown in Sec. 5.1 or for double-data-rate transmission
circuits as presented in Sec. 2.4. The key signal properties are a well defined phase
shift between the clock phases and a good duty cycle near 50%. These properties
have to be maintained when distributing these clock signals from the generator to
its target circuit or when crossing voltage domains. This can be achieved by the
application of differential clock buffers based on cross-coupled converters, described
in the following subsections. The phase allignment properties of this circuit topology
are analyzed theoretically.
3.4.1 Circuit overview
AP
AN
W
W
K ·W K ·W
KFO ·W
KFO ·W
ZP
ZN
NP
NN
(a) schematic
AP
AN
ZP
ZN
td,r td,f
terr,r
terr,f
terr,out,r
terr,out,f
(b) timing definitions
Figure 3.37: Differential buffer with cross-coupled inverters
Fig. 3.37(a) shows the schematic of the differential clock buffer with cross-coupled
inverters. It consists of symmetric input inverters 2 with a nominal device width
W . Cross-coupled inverters with a nominal drive strength of K ·W provide positive
feedback between the differential internal circuit nodes NP and NN. The output
nodes are driven by inverters with higher drive strength of KFO ·W .
Fig. 3.37(b) illustrates the timings of the differential clock buffer. The input signals
at the nodes AP and AN may exhibit a timing mismatch between their rising and
falling edges of terr,r and terr,f, respectively. For an ideally differential input signal
these timing errors are zero. The delay through the differential clock buffer is td,r
2As these circuits are used for driving clocks, the ratio between the PMOS widthWP and NMOS
width WN is chosen such that the rising edge delays and falling edge delays through the single
inverter are as equal as possible
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and td,f for the positive input node. In the following analyses the timing errors and
delays for only one signal edge are considered. Results can be directly referred to
the other edge due to the symmetry of this circuit structure.
R
Cint
Cint
R
R
R
R/K
R/K
R/K
R/K
NN
NP
Figure 3.38: Equivalent RC schematic of the differential clock buffer, directly after
rising edge at AP with AN=0
For principle analysis of this circuit topology, the inverters are modeled as switched
resistances [Uye01]. For simplicity we consider the clock inverters to be balanced
with Ron,PMOS = Ron,NMOS = R. It is assumed that the inverters switch if the input
voltages reaches VDD/2. Thereby, the internal timings can be calculated by solving
the linear differential equations of these RC-charging processes. The general time
domain solution of an RC charging process on a single capacitance reads
V (t) = (V (0)− V (∞)) · e− tτ + V (∞) (3.31)
where V (0) and V (∞) are the capacitor voltages at the beginning of the charging
process and after a long time t → ∞. As example, Fig. 3.38 shows the equivalent
schematic of the differential clock buffer, directly after a rising edge occurred at AP.
First the nominal delay time through the differential clock buffer is calculated,
assuming that the signals are in ideal phase, i.e. terr = 0. Only the half circuit is
considered here. When the internal nodes, starting from V (0) = 0 do not yet have
reached the switching threshold, the cross-coupled inverters drive on the opposite
node. The target voltage of the linear RC charging process is V (∞) = VDD/(1+K).
The RC time constant of the internal nodes NN and NP reads
τ =
1
1 +K
·R · Cint (3.32)
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where Cint is the internal capacitance including the input capacitance of the output
inverter. It is
Cint = C
′ · (K +KFO) ·W + Cpar. (3.33)
The nominal delay, which is the sum of the charging time of the internal node to
VDD/2 from Eq. 3.31 and the additional delay of the output inverter, results in
td = τ · ln
(
2
1−K
)
+
1
KFO
·R · CL · ln 2 (3.34)
where CL is the output load capacitance. This result indicates, that the nominal
delay increases if the cross-coupling factor K increases.
AP
AN
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NN
VNN,1
t3
terr
t = 0
(a) case 1
AP
AN
ZP
ZN
t1
NP
NN
VNN,2
t3
terr
t = 0
(b) case 2
Figure 3.39: Differential clock buffer timings with input timing error
In order to calculate the propagation of a timing error terr through this differential
clock buffer structure, Fig. 3.39 gives a more detailed view on the timings if an
input timing error is present. Triggered by the rising edge at input AP, the internal
node NP is driven against the cross-coupling and reaches its threshold level after
time t1, which triggers the switching of the first output node ZP. This causes the
node NN to be pre-charged by the cross-coupled inverters. The falling edge at input
AN occurs after terr. Here two cases are distinguished:
In case 1, the falling edge at AN occurs before the first cross-coupled inverter
switches, i.e. terr ≤ t1. At t1 the node NN has been pre-charged to VNN,1, from
which the final charging process to full swing CMOS level starts.
In case 2, the falling edge at AN occurs after the first cross-coupled inverter switches,
i.e. terr > t1. At terr the node NN has been pre-charged to VNN,2, from which the
final charging process to full swing CMOS level starts.
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The node NN reaches the threshold at time t3, which triggers the switching of the
second output node ZN. Thus the remaining timing error at the output can be
expressed by
terr,out = t3 − t1. (3.35)
By the pre-charging of the internal node NN, its transition to the full swing CMOS
level is accelerated, which leads to an reduced output timing error terr,out < terr.
Fig. 3.40 shows Spectre simulation results of a cross-coupled inverter buffer in 65nm
CMOS (complete transistor models) for the two cases as mentioned above.
The remaining output timing error terr,out can be calculated by solving the RC
differential equations of the charging processes of nodes NN and NP, respectively.
All calculations are performed for terr > 0, but are also valid for terr < 0 due to the
symmetry of the differential clock buffer topology. The time after node NP reaches
its threshold is (for case 1 and case 2)
t1 = τ · ln
(
2
1−K
)
(3.36)
with τ from Eq. 3.32. In case 1 it is the asymptotic voltage of the charging process
to VNN,1
VNN,1,∞ =
1
1 +K
· VDD (3.37)
because the ı´nput inverter is driving against the cross coupling inverter which holds
the previous signal level. In case 2 it is
VNN,2,∞ =
K
1 +K
· VDD (3.38)
because the cross couple inverter is driving against input inverter. Therefore with
Eq. 3.31 the values of the pre-charge voltage of NN at t1 (case 1) and terr (case 2)
read
VNN,1
VDD
=
1
1 +K
·
(
1− e− t1−terrτ
)
(3.39)
VNN,2
VDD
=
K
1 +K
·
(
1− e− terr−t1τ
)
. (3.40)
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From this the time t3, when NN reaches VDD/2 can be calculated. It is for case 1
1
2
=
(
1− VNN,1
VDD
)
· e−
t3,1−t1
τ (3.41)
and for case 2
1
2
=
(
1− VNN,2
VDD
)
· e−
t3,2−terr
τ . (3.42)
From this, the remaining output timing error can be calculated using Eq. 3.35 and
Eq. 3.36. It results in
terr,out(K) =


τ · ln
(
2− 2 · VNN,1
VDD
)
; terr ≤ t1
terr + τ · ln
(
2− 2 · VNN,2
VDD
)
− τ · ln
(
2
1−K
)
; terr > t1.
(3.43)
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Figure 3.40: Differential clock buffer simulation results waveforms, 65nm CMOS
Fig. 3.41(a) visualizes the result from Eq. 3.43 together with Spectre simulation
results from a differential clock buffer circuit in 65nm CMOS technology. For k <
1.0 the results are in good agreement. Fig. 3.41(b) shows the simulated energy per
toggle of the differential clock buffer from Spectre simulations. It emphasizes the
trade-off between the ability of timing error reduction with larger values of k and
the increased energy consumption due to the larger cross-coupling devices.
The analysis results illustrate that the differential clock buffer topology with cross-
coupled inverters, can reduce phase errors in differential clock signals effectively.
The results in Eq. 3.34 and Eq. 3.43 indicate that a strong cross coupling with k → 1
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Figure 3.41: Differential clock buffer Spectre simulation results, 65nm CMOS,
KFO = 2, W = 1µm, CL = 10fF
is not feasible, although it provides excellent timing error reduction. However, for
practical applications values of k = 1 can be applied because the drivestrenght
of the cross-coupling inverters reduces when changing their input voltage by pre-
charging of the internal nodes NP and NN, which is not considered in the simplified
linear model presented above. Anyway, the risk of a latching effect, where the state
of the cross-coupled inverters can not be switched by the input inverters increases
for large k. Therefore these cross-coupled clock buffers must be verified carefully
by Monte-Carlo simulations considering mismatch. In the circuit implementations
in this work, a value of k = 1 is chosen.
3.4.2 Duty cycle adjustment of multi-phase clock signals
The 28nm DCO realization with resistive tuning in the supply voltage path as
shown in Sec. 3.3, suffers from duty cycle distortion as illustrated in Fig. 3.42. The
multiphase clocks cross the voltage domain from the inner VDD,tune to the nominal
supply voltage level. Due to the fact that VDD,tune < VDD, the NMOS devices N1
are not switched completely at a rising edge at its input. Therefore the rising edge
delay through this buffer structure is larger than the falling edge delay, leading to
a reduced duty cycle. Because all clock phases are effected by the selective rise and
fall delays in the same manner, this does not disturb the phase relation between
the clock phases. Therefore no additional duty cycle compensation is required,
if the clocks are only used with respect to their rising or falling edge exclusively.
This is the case for the open-loop clock generator based on phase switching and
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frequency division as presented in Sec. 5.1. If both clock phases are to be used, e.g.
for clocking double data rate (DDR) data transmission circuits (see Sec. 2.4), duty
cycle adjustment is mandatory.
Ideally, the falling edge of one clock phase corresponds to the rising edge of the 180
degree shifted clock. The common duty cycle distortion of all 8 clock phases can be
interpreted as timing error terr between the clocks being 180
◦ out of phase, according
to the definition in Sec. 3.4.1. If both are combined by the differential clock buffer
with cross-coupled inverters, the duty cycle can be improved while maintaining the
phase difference.
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Figure 3.42: Buffer stage of the 28nm DCO from Sec. 3.3 with duty cycle distortion
by voltage domain crossing and adjustment by differential clock buffers
The DCO has been analyzed for its worst-case output duty cycle. The worst case
duty cycle occurs for the largest difference of VDD,tune and VDD, which is the case
for the (FF,1.1V,-40C) operating condition, and has a value of 40% at T0 = 500ps
nominal period. Differential clock buffers with cross-coupled inverters (with pa-
rameters k = 1, kFO=2) have been applied to the multiphase clocks to improve this
duty cycle. Fig. 3.43 shows the simulated duty cycle correction from post-layout
views for typical, best and worst operating conditions. In the worst-case duty cy-
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cle scenario (best case timing conditions) the minimum output duty cycle can be
improved from 40% to 46%.
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Figure 3.43: Duty cycle correction simulation results, 28nm clock buffers, post-
layout simulation, three process corners (TT,FF,SS)
Robustness of the clock buffer circuit with respect to process variations is analyzed
by Monte-Carlo simulations including global and local variations for the worst-case
input duty cycle of 40%. Fig. 3.44(a) show the results histogram of one of the 8
clock phases as example. The phase relation of the 8 clock phases is not disturbed
by the differential clock buffers. At T0 = 500ps the nominal skew between adjacent
phases is 62.5ps. Monte-Carlo simulations show for each skew an average value of
nearly 62.5ps and a maximum standard deviation of 3.1ps. As example, Fig. 3.44(b)
shows the skew histogram from 1000 Monte-Carlo runs between phases 0◦ and 45◦.
This proves the robustness of the proposed differential clock buffer even with a
sizing of k = 1 for small CMOS technologies with significant process variability.
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Figure 3.44: Statistical simulation results of the differential clock buffer output of
the 8-phase DCO in 28nm CMOS, Monte-Carlo result from 1000 runs,
global and local variations, input duty cycle 40%, VDD = 1.0V
85
Chapter 3. Digitally Controlled Oscillators
3.5 Summary
Ring oscillator DCOs are the key components of ADPLL based clock generators.
Various types of digital tuning mechanisms have been reviewed. They are often
used in combination to achieve both wide tuning range for PVT compensation and
a small tuning step size for low jitter operation. Two different digitally controlled
multi-phase oscillators have been developed in 65nm and 28nm CMOS technology
for the application in this work. Both have a target frequency of 2GHz.
The 65nm realization employs a current-starved inverter topology with a central-
ized DAC tuning. Separated coarse and fine tuning functionality is available. A
novel current bias generator is presented which compensates the supply voltage and
temperature dependency of the ring oscillator, which enables operation within the
specified operating condition ranges without employing the coarse tune scheme af-
ter lock-in. This prevents additional circuit effort to calibrate the monotony of the
DCO characteristics with respect to the coarse and fine tuning word, as it has been
presented previously.
The 28nm realization uses a programmable resistor in the supply net to tune the
core ring. For fine resolution of 10-bit hundreds of PMOS switches are used here.
Since this circuit does not require any analog bias components it benefits well from
the aggressive scaling of purely digital cells in this 28nm CMOS node.
Both DCOs fulfill the requirements for the targeted MPSoC clocking applications
in terms of frequency, power consumption, period jitter and robustness with respect
to PVT variations.
As required for distribution of differential and multi-phase clock signals in the tar-
geted application, differential clock buffers with cross-coupled inverters have been
developed and analyzed theoretically. They allow efficient compensation of phase
mismatch caused by process variations.
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PLLs can be used to control oscillators for generation of defined frequencies from
a reference clock signal and to suppress their jitter accumulation. This chapter
introduces the PLL circuit concept with special focus on its minimalistic all-digital
realization (bang-bang ADPLL (BBADPLL)). A numerical system model is de-
veloped to analyze the BBADPLL system performances with respect to design
parameters in both the digital controller components and the DCOs as presented in
the previous chapter. From this an ADPLL controller with fast clocking is proposed
to reduce the jitter accumulation. ADPLLs are realized in both 65nm and 28nm
CMOS technologies. For ultra-fast lock in a novel phase synchronization technique
is developed, analyzed theoretically and implemented in 28nm CMOS technology.
4.1 Circuit Architecture
4.1.1 Overview
Based on their circuit realization in terms of digital and analog components, two
mayor types of PLLs are commonly used for MPSoC clocking applications. Charge
pump PLLs, as shown in Fig. 4.1(a), employ a voltage controlled oscillator (VCO).
The oscillator clock is divided by the loop divider and is compared to the reference
clock by the PFD which produces control signal outputs up and down. A charge
pump (CP) adds or removes charge of the analog loop filter where the amount of
charge depends on the phase difference at the PFD input. The phase detection
characteristics are shown in Fig. 4.2(a). Thereby the VCO frequency and phase is
locked to the reference clock. Due to the continuous VCO tuning and passive filter
structures charge pump PLLs can provide low jitter output clocks at reasonable
power consumption [SSS05, Fah05, YYG08, HL09, CL10, CL09], even in modern
nanometer CMOS technologies [PKGN12]. This also enables application for wire-
less communication frequency generation, as for example fractional-N frequency
synthesis [Ho¨p08]. However, the design realization of low noise charge pump PLLs
requires the consideration and optimization of noise contribution of various analog
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circuit components [GKGN09]. Additionally these analog realizations suffer from
the reduced voltage headroom in modern CMOS technologies with lower supply
voltages [HSTW10]. This complicates design implementation and increases the ef-
fort of transferring a PLL to a new technology node. Another drawback is the
need for off-chip passive loop filter components or a large chip area (defined by the
available capacitance per-area of the technology), when integrating the passive loop
filter completely on-chip [SEH+12].
In contrast to that, ADPLLs as shown in Fig. 4.1(b) use a DCO. A time-to-digital
converter (TDC) digitizes the phase difference between the reference clock and the
divided oscillator clock as shown in Fig. 4.2(b). In case a one-bit TDC is used,
which simply outputs the sign of the input phase difference as shown in Fig. 4.2(c),
the circuit is called bang-bang PFD (BBPFD). The loop filter is realized as digital
circuit, producing the digital tuning signal for the DCO.
ADPLLs show a lot of benefits compared to their analog counterparts. The chip
area can be reduced significantly due to the digital realization of the loop filter,
especially in nanometer CMOS technologies [HEH+13, CSM10, TRF08]. The digital
nature of tuning and control signals provides a lot of flexibility for configuration
during operation (e.g. adaptive loop filter bandwidth) or for test and measurement
purposes. Implementation of the main ADPLL circuit parts can be performed
efficiently using standard digital implementation flows. However, the design and
implementation of DCOs is usually more complex compared to VCOs. Both show
the same relation between power and noise [GKGN09], but in case of the DCO also
the digital tuning circuitry with trade-offs in terms of tuning range and tuning step
size must be considered. Details on this have been given in Sec. 3.1.
Generally, ADPLLs are well suited for integration in nanometer CMOS technologies,
where digital circuits shrink well in terms of chip area and power consumption,
whereas the integration of analog components gets complicated due to imperfectness
of semiconductor devices (e.g. short channel effects).
VCOPFD
loop filter
frequency divider N
CLK
REF
up
down
charge pump
(a) charge pump PLL with analog filter
DCOTDC
digital loop filter
frequency divider N
CLK
REF
(b) All-digital PLL
Figure 4.1: Types of PLL frequency synthesizers
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Figure 4.2: Types of phase-frequency detectors (PFDs)
4.1.2 Bang-bang ADPLL
Bang-bang ADPLLs are ideally suited for MPSoC clocking applications because no
complex multi-bit TDC phase detectors or counter based frequency detectors are
required, which eases design implementation and reduces power consumption. The
BBPFD is a simple digital asynchronous circuit, which performs a binary compar-
ison of the reference clock phase and the divided DCO signal [TRF08]. Details of
the BBPFD implementation in this work are given in Sec. 4.2.1.4.
DCO
1/N
BB
PFD
β
α
∫
digital filter
out
in
z−D
ctune
Figure 4.3: Bang-bang ADPLL schematic
Fig. 4.3 shows the basic schematic structure of a BBADPLL. The one-bit PFD
output is filtered by a digital filter consisting of a proportional path with gain β
and an integral path with gain α. The digital filter exhibits a delay of D clock
cycles for computation of the DCO tuning word. The DCO has a linearized tuning
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gain of Kt with
Kt =
dTDCO
dc
. (4.1)
The basic BBADPLL is a nonlinear system with two state variables. The first one
is the value of the integrator register φ (representing the averaged tuning word and
thereby the frequency of the DCO) and the second one is the timing difference of
the reference signal edge and the divider signal edge at the PFD input (representing
the phase accumulation of the DCO). Therefore the BBADPLL dynamics can be
visualized in a two-dimensional state space plot as shown in Fig. 4.10(b).
The BBADPLL dynamics have been analyzed mathematically in [DD05]. To ensure
that the bang-bang loop can lock-into a bounded orbit the relation
α
β
<
2
2D + 1
(4.2)
must be fulfilled. In this case the deterministic jitter due to the non-linear loop
behavior can be calculated [DD05].
The BBADPLL serves two purposes. First, the DCO output clock signal must
have a constant average period of Tref/N . When starting the ADPLL the time
that is required to achieve phase and frequency lock is defined as tlock. Second,
the jitter which is accumulated within the noisy DCO oscillation loop has to be
attenuated by locking to the reference clock signal with low jitter (e.g. from a
crystal oscillator) [MR09]. This is especially important when employing the ADPLL
for DDR memory interfaces, which specify limits for long term accumulated jitter
[JED07, JED09, JED10]. Details on different jitter metrics are summarized in
App. A.1.
Fig. 4.4 illustrates the phase noise transfer behavior of the closed-loop ADPLL. This
frequency domain analysis can be efficiently applied to study the noise shaping of
BBADPLLs by employing linearized models of their components [DD08, ZTL+09,
PK13]. The phase noise of the reference clock is low-pass filtered by the loop filter,
whereas the DCO phase noise is high-pass filtered by the loop, i.e. low frequency
components of DCO phase fluctuations are suppressed.
Translating this to time domain, as visualized in Fig. 4.5, describes the jitter transfer
behavior of the loop. The free running DCO jitter accumulation is suppressed
which results in limited accumulated jitter after a number of cycles n. Since the
loop filter of the BBADPLL operates with the low frequency reference clock, the
DCO tuning word c remains constant for several DCO cycles depending on the
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Figure 4.4: ADPLL noise transfer
σT,acc,n
output jitter
free running DCO jitter accumulation
DCOPFD
REF
digital filter
frequency
divider
CLK
reference clock jitter
logn
logn
σT,acc,n σT,acc,n
logn
Figure 4.5: ADPLL jitter transfer
loop division ratio N . Therefore period jitter of the DCO can not be attenuated
by the closed loop ADPLL. It can even be increased by discrete tuning, if the
DCO tuning step size Tstep is in the range of the period jitter standard deviation
σT,DCO. In contrast, the long term phase error accumulation due to DCO noise is
attenuated by the BBADPLL. This jitter transfer behavior is analyzed in detail
in [DD08, ZTL+09, PK13]. Therefore the loop is modeled by an equivalent linear
small signal model. The equivalent finite gain of the BBPFD in this case depends
on the jitter at its input [DD06]. Analytical solutions of the integrated PLL jitter
in terms of random jitter due to DCO noise and deterministic jitter due to the orbit
of the nonlinear control loop are provided [ZTL+09]. These results indicate that
there exist optimum settings of the loop filter proportional gain β for minimized
jitter. However, these analytical results are only valid for the basic BBADPLL
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architecture as shown in Fig. 4.3 and under some limiting assumptions concerning
the amount of DCO jitter σT,DCO compared to the tuning step Tstep [DD08], and
some simplifications considering the phase margin of the BBADPLL control loop
[ZTL+09]. Therefore in this work a simulation based approach is used to study
the behavior of the BBADPLL with respect to the implemented architectures and
target applications. It is explained in the following.
4.1.3 Bang-bang ADPLL System Model
The models presented in this section are developed for system analysis of the actual
BBADPLL circuit implementations shown in Sec. 4.2 and Sec. 4.3.
4.1.3.1 Basic BBADPLL Model
tref
tdiv
tjitter,ref
φ
z−1
z−D
α
β
Kt
∑
N
TDCO
sub-events i
tjitter,DCO
Figure 4.6: BBADPLL model
k k + 1
clk DCO
clk ref
ctune
i+ 1
i
clk div
Figure 4.7: Time event indices of BBADPLL model
Fig. 4.6 shows the basic BBADPLL model. It operates on discrete events k for the
loop filter. The model equations read
tref(k + 1) = tref(k) + Tref (4.3)
c(k) = sgn (tref(k)− tdiv(k) + tjitter,ref(k)) · α + φ(k) + e · β (4.4)
φ(k + 1) = φ(k) + sgn (tref(k)− tdiv(k) + tjitter,ref(k)) · α. (4.5)
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In the MATLAB implementation the filter value φ is limited to the minimum and
maximum value, corresponding to the limited value range of the digital hardware
implementation.
The DCO is modeled with additional time events with index i. This serves two
purposes. First, the DCO periods can be plotted, allowing statistical visualization
of the short term jitter metrics (e.g. period jitter) of the ADPLL. Second the
inclusion of non-white noise sources (e.g. flicker noise) to the DCO model is enabled,
where the time-domain jitter generation method from [HHS08] is used here. The
DCO period is calculated by
TDCO(N · (k − 1) + i) = Toffset +Kt · c(k −D) + tjitter,DCO(i). (4.6)
The event time of the loop frequency divider is then given by
tdiv(k + 1) = tdiv(k) +
N ·(k−1)+N∑
i=N ·(k−1)+1
TDCO(i). (4.7)
Eq. 4.2 suggests that there is a maximum ratio α/β allowed for loop stability. As
example for D = 1 representing one cycle for tuning word calculation, a ratio of
α/β < 0.67 is constrained. Considering only integer values in the basic model the
minimum values of the loop filter constants would be β = 2 for α = 1. However, the
fact that the proportional path is directly fed to the DCO tuning word suggests that
β should be small in order to not increase the tuning step related jitter. For β = 2
and α = 1, the minimum control related jitter would be ±3 ·Kt in this architecture.
In consequence a very small tuning step size, corresponding to a large number of
control signal bits would be required to achieve low jitter operation. This provided
tough constraints for DCO implementation with respect to the trade-off between
tuning range and tuning step size as shown in Sec. 3.1.
4.1.3.2 BBADPLL with DSM
The basic BBADPLL model presented in the previous subsection allows only inte-
ger tuning signals. To enable fulfillment of the stability criterion in Eq. 4.2 while
maintaining a suitably high tuning step size for simple DCO implementation, frac-
tional DCO tuning can be used [TRF08]. This is realized by a delta-sigma modula-
tor (DSM), as shown in Fig. 4.8. The n LSBs of the tuning signal c(k) are fed to a
1st-order DSM, which produces a 1-bit stream, representing the tuning word LSB
as its average value [Ho¨p08]. Thereby the tuning step Kt can be increased while
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Figure 4.8: BBADPLL model with delta-sigma modulator (DSM)
being able to achieve the stability criterion of α/β. As example, for n = 5 LSBs
the configuration Kt = 1ps, α = 0.0625 and β = 0.5 does fulfill Eq. 4.2 for D = 2
while achieving a maximum tuning related jitter step of only ±1 ·Kt. The model
equations of the DSM read
φdsm(k + 1) =

modn(c(k)) + φdsm(k)− 2
n if modn(ctune(k)) + φdsm(k) > 2
n
modn(c(k)) + φdsm(k) else
(4.8)
d(k + 1) =

1 if modn(c(k)) + φdsm(k) > 2
n
0 else
(4.9)
The single bit DSM output d is added to the MSB portion of the tuning word. The
DCO control signal of the BBADPLL model with delta-sigma modulation reads
cDSM(k) = c(k)−modn(ctune(k)) + d(k) (4.10)
4.1.3.3 BBADPLL with DSM and Fast Controller Clock
The noise accumulation in the BBADPLL can be decreased when reducing the delay
D of the digital filter [DD05, ZTL+09]. Therefore an architecture is proposed here,
where the digital filter is running with the divided DCO clock by N/4 instead of the
reference clock corresponding of a period of TDCO/N when locked. Fig. 4.9 shows
the signals of this architecture. The filter operation is divided into four subcycles
m. In the first phase m = 1 the PFD signal captured and in m = 2 the tuning
signal ctune is calculated. The rising edge of the divided DCO signal is fed to the
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BBPFD in subcycle m = 4, where the binary phase decision is made. Thereby the
loop filter delay with respect to the reference period is reduced from D = 2 for the
architectures shown in the previous subsections to D = 0.5. The DSM operates on
all four subcycles, achieving sufficient scrambling of the fractional part of the DCO
tuning signal. The block level model of this BBADPLL architecture is similar to
the one shown in Sec. 4.1.3.2, except that the DCO periods are summed up to N/4
instead of N for each subcycle m and the state variable assignments are performed
in the according m subcycle as explained above.
Note that the signal assignments to the main register components (loop filter accu-
mulator, tuning signal register) are only executed once within the four subcycles,
except for the DSM. The power consumption of the digital implementation of this
controller architecture therefore is not significantly higher compared to the basic
architecture as shown in Sec. 4.1.3.2 when clock gating is employed.
k k + 1
m = 1 m = 2 m = 3 m = 4
sgn(tdiv − tref)
tref
φ
φdsm
∑N/4
1
TDCO
tdiv
ctune
ctune LSB
Figure 4.9: Controller timing diagram of the BBADPLL model with DSM and fast
controller clock
4.1.4 Bang-bang ADPLL Model Analysis Results
The BBADPLL models are analyzed by numerical simulations using MATLAB.
This allows execution of parameter sweeps of the general function
(tlock, σtref−tdiv , σT,acc) = F (N, Tref, σT,ref, σT,DCO, α, β,D,Kt) (4.11)
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Figure 4.10: Basic BBADPLL model lock-in simulation, D = 2, Kt = 1/32ps, α =
8, β = 48
where F denotes the nonlinear system modeled as described above. Thereby the
main ADPLL performances and their parameter sensitivities can be explored. Un-
less not stated otherwise, analyses are performed with the parameter settings sum-
marized in Tab. 4.1.
Fig. 4.10(a) shows the lock-in behavior of the basic model. When achieving the
lock-in region, the DCO control signal shows a periodic oscillation which mainly
corresponds to the deterministic orbit of the nonlinear BBADPLL loop, whereas
the DCO output period is additionally disturbed by random jitter. Fig. 4.10(b)
shows the state space trajectory of this lock-in process.
The lock-in time tlock significantly depends on the loop filter parameters. Fig. 4.11
shows the simulated lock-in time for the BBADPLL (Fig. 4.11(a)) with DSM and
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Table 4.1: BBADPLL model parameter settings
Tref N Toffset σT,DCO fflicker,corner σT,ref
20ns 40 0.45ns 4ps 1MHz 0ps
the version with fast controller clock (Fig. 4.11(b)). First the BBADPLL at lock
is simulated to determine the average values tref − tdiv, φ and standard deviations
σtref−tdiv,lock, σφ,lock of the loop filter accumulator value and the PFD input phase
difference, respectively. For determination of the lock-in time, the BBADPLL is
started from a point ((tref−tdiv)start, φstart) in its state space and the time is measured
until the trajectory reaches the lock-in region defined by (tref − tdiv±σtref−tdiv,lock, φ±
σφ,lock). To achieve short lock-in times, large α and β are required.
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Figure 4.11: Lock-in time tlock simulation of the BBADPLL model, D = 2,
Kt = 1ps, starting from φstart = 1200 (TDCO,start = 487.5ps) and
(tref − tdiv)start = 8ns
Fig. 4.12 shows the dependency of the lock-in time tlock from the initial point in
the state space in terms of initial PFD input timing difference and DCO period,
from which the BBADPLL is started. The simulations are performed with the
BBADPLL with DSM and fast controller clock for different loop filter coefficients
as shown in Fig. 4.12(a) and Fig. 4.12(b) respectively. The lock-in time is reduced,
if the loop is started closer to its target lock point in the state space. A wider loop
filter bandwidth in terms of larger α and β reduces the lock-in time and thereby
increases the allowed start region within the state space for a given lock-in time.
Fig. 4.13 shows the simulated absolute BBADPLL jitter as function of the reference
clock period jitter σT,ref. For the small reference clock jitter values of σT,ref < 9ps
and σT,acc,∞,ref < 20ps which are expected for the clock generator application in
this work, as shown in App. A.3, the absolute ADPLL jitter does not depend on
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Figure 4.12: Simulated lock-in time tlock depending on the start condition of the
BBADPLL in terms of DCO period and PFD input time difference
the reference clock jitter. Therefore the BBADPLL is operating in a DCO noise
dominated regime when using the DCOs shown in Sec. 3.2 and Sec. 3.3 respectively.
In the following system model analyses the reference clock jitter is neglected.
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Figure 4.13: Reference clock jitter influence on BBADPLL total jitter
Fig. 4.14 shows the accumulated jitter1 over n DCO clock cycles for the three
BBADPLL model types and different loop delaysD. Generally, a small loop delay is
desirable for low jitter accumulation. The addition of the DSM for fractional tuning
slightly increases the accumulated jitter compared to the basic model with similar
parameters. This is caused by the fact that the DSM adds an additional effective
1In contrast to [DD05] and [ZTL+09] where the standard deviation of the input jitter σtref−tdiv
is calculated, here the accumulated jitter of the DCO over n clock cycles is considered with
respect to the jitter tolerance definitions in the DDR2 and DDR3 memory interface standards
[JED07, JED09, JED10]. Both measures are related by σT,acc,n→∞ =
√
2 · σtref−tdiv as shown
in App. A.1
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delay for the fractional part of the tuning word, because its value is represented
by the average of the DSM output pulse sequence. Additionally, the DSM adds
quantization noise to the tuning signal which is accumulated in the DCO [Ho¨p08].
As expected, the BBADPLL architecture with the fast controller clock exhibits the
least accumulated jitter among the three considered versions.
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Figure 4.15: Absolute jitter σt,abs, sweeps over α and β,
The jitter accumulation depends on the parameters of the loop filter. Fig. 4.15 shows
the accumulated jitter depending on α and β. For a given value of α there exists an
optimal value of β, in agreement to the results in [ZTL+09]. For smaller β the total
accumulated jitter is dominated by random noise, which is not filtered sufficiently
by the loop. For larger β, the deterministic jitter caused by the deterministic orbit
of the nonlinear BBADPLL system is increased. Generally, lower α and β improve
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the jitter performance of the BBADPLL. For the analysis of the BBADPLL model
with fast controller clock the DCO period jitter model parameters is changed to
σT,DCO = 3ps corresponding to the 28nm DCO as presented in Sec. 3.3.
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Figure 4.16: Absolute jitter σt,abs for variations of Kt and β
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Figure 4.17: Absolute jitter σt,abs for variations of σT,DCO and β
In contrast to the digitally defined loop filter parameters (D, α, β), the DCO
tuning gain Kt and period jitter σT,DCO are linked to the physical DCO circuit,
which shows variations with respect to process parameters and operating conditions
(e.g. supply voltage, temperature). The closed loop ADPLL must show robustness
with respect to these variations. Fig. 4.16 shows the absolute jitter depending
on the tuning gain Kt and the proportional filter gain β. It shows that low jitter
operation can be achieved within a wide range ofKt for a given value of β. Therefore
an adaptive control of the BBADPLL loop gain [KSK+09], which determines the
optimum value of β for minimized jitter during system operation, is not required
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for the targeted application. Both DCOs as presented in Sec. 3.2 and Sec. 3.3 are
capable of low jitter operation within the BBADPLL architectures as analyzed here,
including their variations of Kt. Especially for the 28nm DCO which shows larger
variations ofKt resulting from the supply resistance tuning mechanism. Considering
its characteristics shown in Fig. 3.34 with Kt in the range from 0.3ps to 2.4ps for the
target oscillation period, an optimal value of beta ≈ 24/32 exists. Fig. 4.17 shows
the simulated absolute jitter for variations of σT,DCO and β. The optimal value of
β for minimized absolute jitter shifts to higher values when the DCO period jitter
is increased. This can be explained by the fact that the gain of the PFD decreases
with increasing DCO period jitter [ZTL+09, PK13]
In summary, the main results from the ADPLL system analysis are:
• Delta-sigma modulation can be applied to implement fractional tuning of the
DCO, thereby relaxing the constraints for the minimum tuning step size of
the DCO, with acceptable increase of the long term jitter accumulation.
• Reducing the delay of the digital controller by clocking with higher frequencies
than the reference clock, significantly reduces the accumulated jitter.
• The BBADPLL loop for the targeted applications shows only slight sensitivity
to parameter variations of the custom DCO components. Thus no adaptive
loop filter gain control is required.
• For the selection of the loop filter coefficients α and β exists a trade-off between
minimum jitter accumulation when locked and the lock-in time tlock.
4.1.5 Fast Lock-in Concepts
The previous analyses have shown the trade-off between low output clock jitter
when the ADPLL is locked, and the initial lock-in time. For the target application
of MPSoC clock generation, both fast lock-in and low jitter are required. This
underlines the demand for additional circuit techniques that enable fast lock-in
while achieving minimized jitter when locked.
4.1.5.1 Gear Shifting Loop Filter
The digital nature of the loop filter allows to change α and β during operation
easily. In principle two or more sets of filter coefficients α and β are used for lock-
in, which can be separated in PVT calibration and acquisition phase [SB07], and
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operational phase tracking phase. These sets of coefficients can be optimized sep-
arately for short lock-in time and low jitter, respectively. Thereby the BBADPLL
is operating in its closed-loop configuration all times, but includes additional gear
shifting functionality to switch the filter coefficients. With the sequential reduction
of the loop filter bandwidth during the start up process, the perturbations of the
tuning word get smaller, reducing the jitter in the BBADPLL output signal. This
technique has been used in [SB07] and [Wag09].
4.1.5.2 DCO Target Period Search
Another approach is to run the BBADPLL during lock-in not in closed loop con-
figuration, where the final DCO tuning value results from the closed loop system,
but to determine the target DCO period by other techniques. To speed up the
lock-in process, methods for direct search of the DCO period have been applied.
In [EMH+09] the actual DCO frequency is measured using a counter based fre-
quency detector. The number of DCO periods within one or more reference cycles
is counted and compared to the desired ratio of N , which is the targeted multipli-
cation factor. Based on that a binary search algorithm is used to achieve frequency
lock within n reference clock cycles for a n-Bit resolution of the DCO tuning word.
4.1.5.3 Direct Calculation of the Target Period
Fast frequency lock can also be achieved by direct calculation of the DCO target
period, when its exact tuning characteristics are known. This calculated value can
be directly applied to the DCO. A linear tuning characteristic is shown in Fig. 4.18,
which can be written as
TDCO = Toffset + c ·Kt (4.12)
and is completely defined by Toffset and the tuning gain Kt.
TDCO
cmin cmaxc0
T0
Figure 4.18: Linear DCO tuning characteristics
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Figure 4.19: ADPLL with time measurement unit and auxiliary oscillator, based on
[Wag09]
In [Wag09] an ADPLL architecture with lock-in assist circuits is presented. A sim-
plified schematic is shown in Fig. 4.19. Besides the closed loop BBADPLL controller
with loop filter, a time measurement unit is used to measure the DCO tuning char-
acteristics and to directly calculate the target tuning word c0 for frequency lock. An
auxiliary oscillator is used as measurement time base. Its period Tmeas does not need
to be known exactly (as shown below), which minimizes the accuracy constraints
for circuit implementation, i.e. a minimalistic ring oscillator with small chip area
and low power consumption can be used for this purpose. It is Tmeas < TDCO. Since
the tuning range of a DCO with switched chain length might be large, this allows
effectively to reduce the measurement time for a given relative counting error, com-
pared to a counter which is using the reference clock period (typically Tref = 20ns)
as reference. Additionally, the usage of the auxiliary oscillator can speed up the
required lock-in calculations, if the time measurement units are clocked by a mul-
tiple of Tmeas, which is still smaller than Tref. The measurement unit is deactivated
during normal BBADPLL operation. Thereby power consumption is not an issue
here. Additionally the auxiliary oscillator can also be used to calibrate the DCO
tuning characteristics as shown in Sec. 3.1.2.
The periods of the DCO at its maximum and minimum tuning value and the refer-
ence period are measured by the counter, resulting in count values ymin, ymax and
yref, respectively. It is
Tdiv,max = N · TDCO,max = N · (Toffset + cmax ·Kt) = ymax · Tmeas (4.13)
Tdiv,min = N · TDCO,min = N · (Toffset + cmin ·Kt) = ymin · Tmeas (4.14)
Tref = N · T0 = N · (Toffset + c0 ·Kt) = yref · Tmeas. (4.15)
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So the target tuning word c0 can be calculated from the counter measurements by
c0 = cmin + (cmax − cmin) · yref − ymin
ymax − ymin (4.16)
being independent from Tmeas. Based on this a new tuning word for a frequency
change, corresponding to a change in the BBADPLL frequency divider N , can be
calculated and directly be applied to the DCO, which significantly reduces the lock-
in time compared to closed loop BBADPLL operation. Details on the algorithms
the numerical errors, and the digital hardware implementation of this method can
be found in [Wag09].
However, this method can be used for initial login, but may not be suitable for
frequency changes during PLL operation because the measurement of y0 must be
performed by detuning the DCO, which prevents to use the BBADPLL output clock
for MPSoC system clocking during this phase.
This issue can be circumvented by the ADPLL architecture used in [WSWW10],
where the DCO tuning characteristics are monitored during ADPLL operation by
two auxiliary DCOs, which replicate the functional DCO. These replicates run
at cmin and cmax respectively and their periods are measured with respect to the
reference clock Tref which monitors the linear tuning characteristics as shown in
Fig. 4.18 by this two point measurement. The replica DCOs are only used for this
purpose and thereby form a significant overhead in terms of chip area.
A
DCO
B
DCO
1/N
PFD
REF
counter
filter
ctrl clk out
Figure 4.20: Simplified schematic of ADPLL with dual DCOs for on-the-fly calcu-
lation of target period, based on [Haa11]
In [Haa11] this technique is improved by using a single DCO replica (DCO B) and
the functional DCO (DCO A) for this measurement purpose. This architecture is
shown in Fig. 4.20. During lock-in, the linear tuning characteristics of number of
periods of DCO B within one reference clock cycle is counted with when DCO B is
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running at cmin and cmax respectively
2, leading to
ymax · Tref = Toffset + cmax ·Kt (4.17)
ymin · Tref = Toffset + cmin ·Kt. (4.18)
For the target tuning word c0, y = N DCO clock cycles must be within one reference
clock. So the c0 can be calculated by
c0 = cmin + (cmax − cmin) · N − ymin
ymax − ymin (4.19)
similar to Eq. 4.16. During ADPLL operation, one of the two DCOs is operating in
functional mode with tuning word c0 and the loop division ratio N , producing the
output clock. The replica DCO is running at cmin or cmax depending on the actual
c0, for a maximized difference between the tuning word of functional and replica
DCO. The values ymin or ymax are determined. Thereby the target tuning word c1
for a new frequency corresponding to N1 can be calculated by
c1 =

cmin + (c0 − cmin) ·
N1−ymin
N−ymin
, if N1 < N
c0 + (cmax − c0) · N1−Nymax−N , if N1 > N.
(4.20)
The computation of the target tuning value in Eq. 4.20 represents a linear interpo-
lation. For its algorithmic hardware realization different approaches are possible.
To achieve minimum computation time which is desirable for fast ADPLL lock-in,
Eq. 4.20 can be directly realized using adders, a multiplier and a divider. However
this results in larger logic area. If the computation can be spread over multiple
clock cycles, iterative methods (e.g. bisection search) can be applied to realize the
target tuning word calculation with minimized hardware effort.
For fast switching, the role of being functional or replica DCO can be flipped be-
tween DCO A and DCO B. By this method the DCO tuning characteristics can
be tracked during system operation for fast frequency changes for DVFS applica-
tions. Details on the algorithms the numerical errors, and the digital hardware
implementation of this method can be found in [Haa11].
However, the two techniques presented in this subsection rely on linear DCO tuning
characteristics, which limits their application to special types of DCOs, like for
example the controlled logic chain lengths DCO. (see Sec. 3.1).
2This can be done within multiple reference clock periods for increased measurement accuracy
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4.1.5.4 Restart in Target Lock Point
As shown in the lock-in time analysis results in Fig. 4.12, fast lock-in can be achieved
when (re-)starting the BBADPLL in its target lock point in the state space. This
can be feasible when the BBADPLL has been locked once and is disabled for power
saving reasons during processor idle phases. A re-lock-in can be achieved by storing
digital tuning value (loop filter integrator) and realizing a restart at PFD input
phase difference of zero. This principle is used in the novel fast lock-in scheme of
the ADPLL in 28nm CMOS technology as described in Sec. 4.3.
106
Chapter 4. All-digital Phase-locked Loops
4.2 A Compact ADPLL in 65nm CMOS Technology
An ADPLL for local clock generation for MPSoCs is developed and implemented in
65nm CMOS technology. It is used in the testchips ”Tommy” and ”Atlas” shown in
Sec. 2.8. The circuit has been published in [HEH+13], as presented in the following
subsections.
4.2.1 Circuit Structure
Fig. 4.21 shows the block level schematic of the ADPLL clock generator. It includes
the DCO from Sec. 3.2 which is locked to a nominal period of T0 = 500ps. From
this, the open-loop clock generation circuits as presented in Sec. 5.1 generate the
output clocks for the processor core and the high-speed NoC links. The DCO is
implemented in a full-custom design style. The frequency divider, BBPFD and the
open-loop clock generators are implemented in a custom-digital style using logic
cells from a high speed standard cell library (see Sec. 2.7). The ADPLL controller
is implemented using a semi-custom synthesis and place&route flow.
PFD
1/N
DCO
controller
open-loop
clkgen
doubler
coarse
fine
8
NoC clk
core clk
ref clk
fnctrl core
custom digital custom analog semi-custom digital
shift I/O
multiplexer,
8
2
4 speed select
NoC enable
Figure 4.21: ADPLL clock generator block-level schematic, [HEH+13]
4.2.1.1 Frequency Divider
div
CLK IN 2
div
2/3
div
2/3
div
1/2/3/4
2
DIV SEL[3] DIV SEL[2] DIV SEL[1:0]
CLK OUT
prescaler [4:7]
Figure 4.22: Frequency divider by N schematic
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An integer-N frequency divider is used in the ADPLL feedback path. Fig. 4.22
shows its block level schematic. It is built up using the topology presented in
[VFL+00]. The division ratio is programmable by the select signal (DIV SEL)
which is static during normal operation. Thus no glitch and synchronization issues
have to be considered. The first stage divides the DCO output clock by 2 leading to
a lower frequency clock for the programmable stages for power saving reasons. The
two cascaded divide by 2/3 stages provide frequency division ratios in the range
[4 : 7] ([VFL+00]) which are controllable by the two most significant bits (MSBs)
of the control signal cDIV SEL,3:2. The output divider operates synchronously and
provides ratios in the range of [1 : 4] and is configured by the two LSBs of the
control signal cDIV SEL,1:0. The total division ratio reads
N = 2 · (4 + cDIV SEL,3:2) · (1 + cDIV SEL,1:0) (4.21)
where cDIV SEL,3:2 and cDIV SEL,1:0 are the decimal representation of the division ratio
select signals. In total 16 different integer division ratios N can be realized in the
range from 8 to 56. For nominal operation from a 50MHz reference clock it is
N = 40 with cDIV SEL,3:2 = 1 and cDIV SEL,1:0 = 3. The programmability provides
flexibility to run the ADPLL clock generator at nominal DCO period T0 from 16
different reference clock frequencies in the range from 35.7MHz to 250MHz.
4.2.1.2 Digital Loop Filter
fine
thermo
dec
1st order DSM
out
PFD
β reg
α reg
5
-1
5
10
carry
1
0
-1
1
0
10
10
6
5
5
integrator
32
Figure 4.23: Loop filter schematic, all registers clocked with reference clock, bus
widths as implemented in the ”Tommy” testchip
Fig. 4.23 shows the schematic realization of the digital filter implementing the
BBADPLL loop filter architecture as analyzed in Sec. 4.1.2. The tuning signals
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are represented by fixed-point numbers, where the non-integer part of the tuning
signal is fed to the digital DSM realizing fractional DCO fine tuning. This is re-
quired because the DCO tuning step KT is relatively high (≈ 2ps) for the 65nm
DCO (see Sec. 3.2) but the filter constants coefficients must fulfill β ≫ α for stable
limit cycles of the nonlinear system as shown in Sec. 4.1.2. As assumed in the sys-
tem simulation results of the BBADPLL in Sec. 4.1.4 a resolution of 5-bit for the
fractional part of the filter signal is chosen here. Especially considering the results
of the accumulated jitter simulations in Fig. 4.15 a fractional resolution of α and β
of 1/32 is sufficient to allow fine adjustment to the optimal jitter performance while
maintaining low hardware complexity. For adaption of the loop filter parameters in
the manufactured circuits, α and β can be programmed in the range from 1/32 to
31/32 for optimization of the lock-in time and accumulated jitter performance.
4.2.1.3 Lock Detection
The ADPLL controller must be capable to detect if the phase and frequency of the
output signal are locked to the target, before the output clock can be safely fed to
the clocked components of the MPSoC. This is indicated by a locked signal which
is also used as clock gate enable for the clock generator output.
The lock condition can be detected by the number of BBPFD signal transitions
within a given time frame, because the phase error is changing its sign when the
bang-bang loop is locked close to the zero phase different point at the PFD input.
This behavior is visualized in the system simulation results in Fig. 4.10. Therefore
the digital ADPLL controller contains a timer which defines the lock detection
window. Within this time frame the number of occurring PFD transitions (1 to
0 and 0 to 1) are counted. The counter value is limited to 7. When this limit is
reached within the lock detection time frame, the ADPLL is assumed to be locked.
The transition counter is reset to 0 with the beginning of the next lock detection
cycle.
4.2.1.4 Bang-bang Phase Frequency Detector
As presented in [HEH+13], Fig. 4.24 shows the BBPFD which is adopted from
[TRF08]. It consists of two flip-flops which are clocked by the reference clock and the
divided DCO signal respectively. In reset, their outputs are ’1’. When one flip-flop
is clocked, its output is set to ’0’. The following cross-coupled NOR latch ensures
that only the first falling signal edge at the flip-flop outputs defines the logic state in
the next stages. A meta-stability filter is added to reduce the probability of meta-
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stable states when both flip-flops are clocked at nearly the same time (which occurs
often when the ADPLL is in lock). The detection result is stored in an output latch
built up using cross-coupled NAND gates. When both rising edges have arrived at
the flip-flops and the decision has been propagated to the output latch the flip-flops
are reset by a self-timed asynchronous reset signal which is generated by a Muller
C-element [Lu93]. It sets its output to ’1’/’0’ if all three input signals are ’1’/’0’
respectively. Otherwise it holds its output state.
Due to the delay time of the internal asynchronous reset loop, a dead zone exists
in the BBPFD timing characteristics. When a signal edge arrives within this time
frame tdead it is canceled by the next reset. Thus, the output of the BBPFD indicates
the wrong phase and frequency difference. The worst-case dead zone time obtained
from simulations in this 65nm implementation is tdead < 1ns.
MS filter
C
D Q
SN
D Q
SN
REF
DIV
RN
LEAD
REF
VDD
VDD
Figure 4.24: Bang-bang PFD, [HEH+13]
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Figure 4.25: BBPFD waveform with wrong frequency decision for TDIV < Tref
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Fig. 4.25 illustrates the conditions for a lost edge that leads to a wrong frequency
decision in the BBPFD output. This occurs if the condition
Tref − tdead < ∆t < TDIV (4.22)
is fulfilled, for the case TDIV < Tref, where a similar relation holds for the case
Tref < TDIV due to the symmetry of the BBPFD circuit. ∆t denotes the time
difference of the rising clock edges at the input of the BBPFD. From Eq. 4.22 it
can be concluded that the probability of a false frequency decision increases when
the dead zone tdead is large and the period difference between the reference clock
and the divider clock is small (maximum TDIV fulfilling TDIV < Tref).
The BBPFD can be used for correct detection of the frequency difference between
its input signals, if the dead zone does not extend half of the reference period tdead <
Tref/2. Then on average more than 50% of the frequency difference descissions are
correct, leading to a DCO frequency adjustment in the right direction [SM90]. With
respect to the target reference period of Tref = 20ns, this condition is fulfilled here.
4.2.2 Coarse Lock-in Mechanism
After starting the ADPLL, a coarse lock sequence is performed. The coarse tune
setting ccoarse of the DCO is determined such that the frequency lock condition
N · TDCO ≈ Tref is met. Therefore the BBPFD is used as binary frequency detector
to compare the reference period Tref with the divided DCO signal of period N ·
TDCO. This reduces hardware effort compared to additional counter-based frequency
detectors, as for example used in [WSWW10] or [CCYL06].
As presented in [HEH+13], a timer defines a time frame ncount ·Tref where the DCO
coarse tune signal is kept constant. The output of the BBPFD at the end of this
time frame is used as the frequency comparison value.
As explained in the previous subsection (Fig. 4.25), the dead zone behavior of the
BBPFD can cause wrong output pulses. Consider a divider signal which is faster
than the reference clock, the expected BBPFD output would be zero. If a first rising
edge (1.) of DIV occurs within the dead zone, it is ignored and the following rising
edge of REF is considered the first one, causing a wrong output value. Due to the
beat period of Tref −N · TDCO the ignored edge moves through the dead zone. The
wrong pulse is corrected when the next rising edge of DIV occurs before the rising
edge of REF, i.e. after tdead/(Tref − N · TDCO) cycles. Thereby the wrong output
signal pulse width increases if the ADPLL is closer to its frequency lock condition.
To reduce the probability of a wrong frequency comparison, the BBPFD output
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is filtered in the controller logic. The filter output is changed to one/zero if nf
consecutive ones/zeros occur at the BBPFD output. Otherwise it keeps its previous
value. So the required number of filter cycles to achieve correct frequency difference
detection for an DCO period accuracy of ∆TDCO reads
nf ≥ tdead
N ·∆TDCO . (4.23)
As example for N = 40, tdead = 1ns and ∆TDCO = 5ps a number of nf ≥ 5 filter
cycles is required. The total number of reference cycles to be counted for frequency
detection with a maximum resulting error of the DCO period of ∆TDCO reads
ncount ≥ Tref
N ·∆TDCO =
TDCO
∆TDCO
. (4.24)
As example for TDCO = 0.5ns and ∆TDCO = 5ps a number of ncount > 100 reference
cycles must be counted. Note that this is a worst-case value assuming that the
phase relation between the DCO and the reference clock is completely unknown
during frequency detection. Based on this binary frequency detection, linear search
or successive approximation [EMH+09] is performed to determine the coarse tune
value of the DCO. After this coarse tune phase, fine tune phase lock is achieved by
normal closed loop BBADPLL operation.
For illustration of the lock-in behavior Fig. 4.26 shows the digital waveforms of
the ADPLL controller during lock-in from RTL simulations. First coarse frequency
lock-in is performed by linear search. The BBPFD output contains false pulses,
which length increases as the DCO period approaches its target value. Except
in the last frequency decision step these pulses can be eliminated using the filter
method explained above, leading to a correct frequency lock-in behavior. In the
second phase the ADPLL is started in closed loop operation, where phase lock is
achieved by fine tuning of the DCO. When the lock-in point with respect to phase
and frequency is reached, the BBPFD output signal frequently changes its value,
which is detected by the transition counter that finally indicates lock.
4.2.3 Implementation Results
This 65nm ADPLL has been implemented in two testchips ”Tommy” and ”At-
las” with some slight modifications. The version within ”Tommy” as published in
[HEH+13] features a simple current DAC based DCO with on-chip current bias and
32 fine tune steps. It employs a basic current bias generator with small supply volt-
age and temperature dependency, corresponding to the current bias component 0
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Figure 4.26: ADPLL lock-in RTL simulation results
as presented in Sec. 3.2.4. The enhanced version as realized in the ”Atlas” testchip
contains the DCO with supply voltage and temperature compensated biasing as
presented in Sec. 3.2.4. Additionally the number of fine tune steps has been dou-
bled to 64. Both versions use the open-loop clock generator from Ch. 5 for core
clock generation. Fig. 4.27 and Fig. 4.28 show both layouts.
Figure 4.27: Layout of the ADPLL in 65nm CMOS technology, 120µm× 65µm
”Tommy” testchip version,
Fig. 4.29 and Fig. 4.30 show the measured period jitter and long term accumu-
lated jitter of the ADPLL realization within the ”Tommy” testchip [HEH+13]. The
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Figure 4.28: Layout of the ADPLL in 65nm CMOS technology, ”Atlas” testchip
version, 180µm× 54µm
output clock fulfills the specification for short term jitter (period jitter and cycle-to-
cycle jitter) as well as long term accumulated jitter with respect to the DDR2 and
DDR3 memory interface clock specification [JED09], [JED07], [JED10], as shown
in Fig. 4.31(a) and Tab. 4.2. This shows that the proposed ADPLL can not only be
used for efficient core clocking applications but is also capable of driving MPSoC
interface components.
Figure 4.29: Measured period jitter of 2GHz ADPLL clock output, σT = 5.4ps,
”Tommy” testchip version,
Fig. 4.31(b) shows the measured jitter accumulation for different values of the loop
filter coefficients α and β. These results have been obtained from the ”Atlas”
testchip. The results are in good agreement to the analyses in Sec. 4.1.4. Note that
the total accumulated jitter of the ADPLL realization in ”Atlas” is higher than in
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Figure 4.30: Measured long term accumulated jitter histogram, ”Tommy” testchip
version, σT,acc,∞ ≈ 103ps
Table 4.2: DDR2/DDR3 period jitter specification, ”Tommy” testchip
speed spec (±pp) meas (σ) peak/σ
667 jT,pp [ps] 125 (100) 20 6.2 (5.0)
667 jCC,pp [ps] 250 (200) 19 13.1 (10.5)
800 jT,pp [ps] 100 (90) 17 5.9 (5.3)
800 jCC,pp [ps] 200 (180) 15 13.3 (12.0)
1066 jT,pp [ps] 90 (80) 14 6.4 (5.7)
1066 jCC,pp [ps] 180 (160) 13 13.8 (12.3)
1333 jT,pp [ps] 80 (70) 11 7.3 (6.4)
1333 jCC,pp [ps] 160 (140) 9 17.8 (15.5)
”Tommy” due to the additional current source components in the active DCO bias
circuit. However additional noise does not translate into period jitter because its
bandwidth is significantly smaller than the nominal DCO oscillation period. But
it is accumulated over several DCO cycles and therefore leads to an increased long
term jitter. In future re-designs the noise of the bias circuit can be reduced by
additional filter capacitances in the static bias circuit parts or a general increase of
the bias circuit power consumption. Tab. 4.3 summarizes the main performances
of the MPSoC clock generator in 65nm CMOS technology employing the open-loop
clock generator presented in Ch. 5.
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Figure 4.31: Measured jitter of 65nm ADPLL, room temperature
Table 4.3: Typical 65nm clock generator performances
fDCO [GHz] 2
N 8 to 56 main divider
fNoC [GHz] 2 or 4
fcore [MHz] 83 to 666 33 frequencies
lock time < 100µs
core clock change 0µs
VDD,DCO [V] 1.2 analog supply
VDD,core [V] 1.2 core supply
PDCO [mW] 1.90 / 2.05 w./w.o. doubler at 1.2V
Pctrl [mW] 0.16 at 1.2V
Polclkg [mW] 0.60 to 1.65 at 1.2V
DCO σT,DCO [ps] 5.4 / 52.0 rms / pp
core σT,core < 0.8%Tcore
accumulated jitter σT,acc,∞ [ps] 103
area [µm2] 7800
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4.3 A Fast Locking ADPLL in 28nm CMOS
Technology
The ADPLL clock generator concept from Sec. 4.2 has been implemented in GLOB-
ALFOUNDRIES 28nm CMOS technology. It is used as versatile clock generator
within the ”Cool28SoC” testchip as presented in Sec. 2.8. Modifications include an
improved clocking concept for the digital ADPLL controller and novel fast-lock-in
functionality.
4.3.1 Circuit Structure
DCO N/4
OLCLKG
PFD
DIV 1,2
1/4
EN SYNC
REF CGATE
DIV O CLK EN Otune
FCNTRL I CLK CORE O
2
NOC CLK
REF I
DIV
REF
sync
PFD O
custom macro
controller
main FSM
DSM
lock detectclock sel
int reg load @ ref
β
α
∫
pll locked
loop filter
88
×2
MCLK O
Figure 4.32: Block level schematic of the ADPLL in 28nm CMOS
Fig. 4.32 shows the block level schematic of the ADPLL in 28nm CMOS technology.
Its custom design part includes the multi phase DCO from Sec. 3.3 providing output
clocks for frequency doubling and core clock generation by open-loop methods as
presented in Sec. 5.1. Further it includes the ADPLL loop frequency divider with
ratio N and a synchronizer block to realize fast lock-in as presented in Sec. 4.3.2.
The loop divider provides two output clocks with periods of TDCO ·N/4 and TDCO ·N ,
respectively, which are employed to realize a digital loop filter clocking scheme with
fast divider clock as shown in Fig. 4.9. The clock timing diagram of the controller
is shown in Fig. 4.33. This enables a fast filter response which results in lower
accumulated jitter within the bang-bang loop as shown in Sec. 4.1.4.
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Figure 4.33: Controller timing diagram
The digital part of this ADPLL contains a main finite state machine (FSM) and
a loop filter with lock detection similar to the one presented in Sec. 4.2. The
state sequence for fast lock-in and operation is shown in Fig. 4.34. The main FSM
controls the lock-in sequence. Therefore it runs with the reference clock being
available when the DCO is disabled. When running the coarse lock-in sequence as
presented in Sec. 4.3.2, the main FSM can directly control the integrator register
of the loop filter to set the tuning word ctune of the DCO. Therefore the loop filter
can be operated with the reference clock as well. Before changing to closed loop
ADPLL operation the main FSM switches the clock source of the loop filter to the
divider clock. At this time the DCO is disabled, which prevents the generation of
glitches when switching the clocks. The DCO is enabled by the main FSM and
the loop filter operates in closed loop with the clocking scheme from Fig. 4.9. The
lock-in detector monitors the transitions of the PFD signal to indicate lock of the
ADPLL. A different set of loop filter coefficients α and β is used for LOCK IN and
LOCKED state to realize a gear-shifting filter as described in Sec. 4.1.5.1 for speed
up of the fine lock-in process.
4.3.2 Fast Phase-lock Architecture
The 28nm ADPLL realization features mechanisms for fast lock-in. As presented
in Sec. 4.1 the lock-in of a BBADPLL includes phase and frequency lock. Both
conditions
∆tPFD = tref − tdiv = 0 (4.25)
N · TDCO = Tref (4.26)
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Figure 4.34: ADPLL controller state sequence
must be fulfilled. For minimized lock-in time, the BBADPLL would have to be
started in the target lock point of its state-space plane as described in Sec. 4.1.5.4.
In contrast to the conventional ADPLL as shown in Fig. 4.35(a), where the phase
lock condition is a result from closed loop operation, an active single-shot phase
synchronizer is proposed in this work as shown in Fig. 4.35(b). By means of a
configurable delay chain with signal edge detection capability it resets the phase
difference at the PFD input to zero with the first reference clock edge after starting
the ADPLL. After this it keeps its delays from the divider output and the reference
input to the PFD static during closed loop operation to allow phase tracking for
jitter compensation by the ADPLL. This concept is applicable in this work where
the ADPLL is used as frequency multiplier for GALS MPSoC clocking. Therefore no
defined phase relation between the clock generator output signals and the reference
clock is required.
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Figure 4.35: ADPLL architectures
A similar fast lock-in architecture based on phase synchronization between the
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DCO and the reference clock signal has been proposed previously in [WSWW10].
However, the additional delays of asynchronous loop frequency divider stages are not
considered there. In contrast, this work provides a versatile phase synchronization
solution which is applicable to a wide range of ADPLL architectures by addition of
the single-shot phase synchronizer.
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Figure 4.36: Single-shot phase synchronizer schematic, bypass circuits for disabling
the synchronization are not shown
Fig. 4.36 shows the schematic of the single-shot phase synchronizer. It synchronizes
the rising edges of the divider output clock and the reference clock. Therefore the
divider clock (DIV I) is fed to a main delay line. After each delay element the signal
can be selected and fed to the output tri-state bus. The selection bit is stored in
a D-latch, which is transparent with the low clock phase. They are transparent
after reset. During the capture cycle, the latches store the value of the delayed
divider signal in the main delay line. In the acquisition cycle the output of the
capture signal flip-flop changes from 0 to 1 with the rising edge of the reference
clock. This disables the latches in the main delay line. Thereby the position in the
main delay line, where the state of the latches changes from 1 to zero between two
adjacent stages, denotes the point where the rising edges of the divider signal and the
reference clock occurred at the same time. It is detected by XOR gates (OR in the
last stage), which enable the output tri-state drivers for this particular stage. The
un-gated reference clock is fed to the output to a replica tri-state stage for symmetry
reasons. In the following clock cycles all latches are intransparent because the gated
reference clock is static 1. The phase synchronizers remains in its captured state.
All delay variations between the divider signal and the reference clock that occur
during ADPLL operation are fed directly to the PFD input. Thereby the phase
synchronizer does not disturb the operation of the closed-loop ADPLL.
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Fig. 4.37 shows the post-layout simulation results of the single-shot phase syn-
chronizer for typical, worst-case and best-case corners. The nominal timing error
|toffset,sync| < 80ps for an input skew within ±200ps. The phase synchronizer needs
to compensate the timing variability from synchronous DCO start-up to the first
rising clock edges at the PFD input where this variability is mainly caused by the
delay through the frequency divider stages. Therefore the compensation range of
±200ps is sufficient for the application in this work. However, this range can be
extended by addition of more delay stages at cost of power consumption and chip
area.
Fig. 4.38 visualizes the signal timings for enabling the ADPLL with single-shot phase
synchronization. First, the loop dividers are released from reset and the DCO is
enabled with the rising edge of the reference clock, triggered by the main FSM of
the ADPLL. This results in a first rising edge at the divider output pulse clock
(CLK EN O), which is fed to the delay line of the single-shot phase synchronizer,
where it is synchronized to a delayed copy of the reference clock.
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Figure 4.37: Single-shot phase synchronizer simulation results, post layout
It is proposed to use the phase synchronization effectively for binary frequency
detection for fast frequency lock to fulfill the condition of Eq. 4.26. When the first
signal edge after the reset is synchronized to the reference edge by the single-shot
phase synchronizer, the relative position of the following edges is a measure for
the relative period of the reference clock and the divided DCO clock, as illustrated
in Fig. 4.39. Therefore the PFD combined with the proposed synchronizer can
effectively be used as binary frequency detector with low hardware effort.
When the phase is synchronized the initial phase difference is toffset, which is ex-
pected to be ideally zero. It includes the offset time of the PFD itself and the
remaining timing difference after the enable synchronizer logic toffset,sync. The tim-
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Figure 4.38: Enable timing for fast phase lock restart
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Figure 4.39: PFD Waveform for binary frequency detection
ing difference of the following n-th edge at the PFD input can be calculated by
∆tPFD(n) = toffset +
i+N ·n∑
i=1
TDCO,i −
n∑
j=1
Tref,j (4.27)
where N is the loop divider ratio. From Eq. 4.27 the average value and the standard
deviation of ∆tPFD is
∆tPFD(n) = toffset + n · (N · TDCO − Tref) (4.28)
σ2tPFD(n) = n · (N · σ2TDCO + σ2Tref) (4.29)
To determine the number of signal edges n for a required resolution for the DCO
period ∆TDCO, first the systematic offset toffset of ∆tPFD(n) is considered. From
Eq. 4.28 it can be concluded that the systematic deviation of the DCO period is
|∆TDCO,systematic| = |toffset|
n ·N , (4.30)
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for constant TDCO and Tref (neglecting jitter). Considering k-sigma accuracy for
determination of the DCO period with respect to random jitter, it is
k · σtPFD < n ·N · (|∆TDCO,max| − |∆TDCO,systematic|) (4.31)
k ·
√
n · (N · σ2TDCO + σ2Tref) < n ·N · |∆TDCO,max| − |toffset| (4.32)
where ∆TDCO,max is the maximum allowed deviation from the DCO period. So it is
|∆TDCO,max| = 1
n ·N ·
(
|toffset|+ k ·
√
n ·
√
N · σ2TDCO + σ2Tref
)
. (4.33)
Solving Eq. 4.33 for n leads to the minimum number of measurement edges for a
maximum DCO period variation within k-sigma accuracy
nmin =
(
1
2N |∆TDCO,max| ·
(
kσjitter +
√
k2σ2jitter + 2N |∆TDCO,max| · |toffset|
))2
(4.34)
with σ2jitter = N · σ2TDCO + σ2Tref . Fig. 4.40 visualizes the results from Eq. 4.33. There
exists a trade-off between lock-in time and accuracy of the binary frequency search.
For selection of a suitable value of n, the BBADPLL analysis results from Sec. 4.1.4
(Fig. 4.12(b)) are used. From this, a DCO period resolution of |∆TDCO,max| < 3ps
is constrained, with the target of achieving ADPLL lock within 20 reference clock
cycles for the results in Fig. 4.12(b). So a value of n = 2 is chosen here.
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Figure 4.40: Maximum DCO period estimation error versus number of PFD fre-
quency compare cycles n, σTDCO = 3ps, σTref = 10ps, N = 40,
toffset = 100ps and different statistical safety margins k
This binary frequency detection scheme is used for frequency lock of the ADPLL.
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The by N divided DCO period is compared to the reference period Tref. The
output of the PFD indicates the sign of the period difference. Based on this a
successive approximation algorithm [EMH+09], where the tuning word setting of
m-Bit accuracy is determined within m measurements. Additionally, the number
of successive approximation steps can be reduced if the condition tstep < σTDCO is
fulfilled, because the result of the fast lock-in sequence will be in the noise floor of
the DCO jitter. Therefore lock-in time can be reduced without significant impact
on jitter performance.
Fig. 4.41 shows the waveforms from RTL simulation of the ADPLL. First the binary
frequency search is performed in 9 binary frequency detection cycles corresponding
to the 10-bit tuning word. Then the closed loop ADPLL is activated with a single-
shot phase synchronization of the first rising edges at the PFD input. The lock
detection operates similar to the one presented in Sec. 4.2 by counting the number
PFD transitions in a given time frame. When not yet locked a wider ADPLL filter
bandwidth is achieved by shifting (logic shift left) the loop filter coefficients α and
β in a gear shifting filter scheme as presented in Sec. 4.1.5.1. When lock is detected
they are set back to their nominal value.
4.3.3 Implementation Results
The ADPLL has been implemented in GLOBALFOUNDRIES 28nm CMOS tech-
nology using the flow as presented in Sec. 2.7. Fig. 4.42 shows its compact layout.
The circuit is integrated in the ”Cool28SoC” testchip shown in Sec. 2.8.
Fig. 4.43 shows the measured 2GHz output waveform with period jitter histogram of
the closed-loop ADPLL operation. Fig. 4.44 shows an oscilloscope waveform of the
long term accumulated jitter measurement (31ps rms jitter over 2000 accumulated
cycles). The detailed sweep over the accumulated jitter over the number of clock
cycles is shown in Fig. 4.45(a). Also this ADPLL implementation fulfills the clock
jitter specifications for DDR2 and DDR3 memory interfaces.
As presented in Sec. 4.1.4, the accumulated output jitter depends on the loop filter
coefficients α and β and the DCO tuning gain Kt. Fig. 4.45(b) shows the measured
accumulated jitter with sweeps over α and β. These measurements are in good
agreement to the model analysis results shown in Fig. 4.15(b) and Fig. 4.16(b).
The fast lock-in functionality is measured by capturing the DCO period over time
using the digital sampling oscilloscope. The time 0 of the measured waveforms
corresponds to the first rising clock edge of the DCO signal after turning on the
ADPLL. Fig. 4.46(a) shows the measured lock-in waveform when both binary
frequency search and phase lock with gear shifted loop filter coefficients (by factor
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Figure 4.41: Fast lock-in ADPLL RTL simulation results
8) is enabled. Here the lock condition is valid after 0.8µs and detected after 1.5µs.
Fig 4.46(b) shows the lock-in wave if the lock signal flag is directly asserted after
the binary frequency search and no gear shifting filter operation is used. It can be
seen that the target oscillation period of T0 = 500ps is directly hit by the frequency
search after 0.8µs and does not change during closed loop operation due to the
initial phase synchronization.
Considering this, the proposed phase synchronization method allows to restart the
ADPLL immediately, if the previous integrator value of the loop filter (correspond-
ing to the DCO period) is stored. This can be valid in an application scenario
where the ADPLL is switched off when the MPSoC core is in idle state if a pausible
GALS clocking scheme [KFG+11] is applied. When restarting after a short time
(short with respect to temperature drifts in the system), the frequency tuning value
is still valid. Fig. 4.47(a) shows this measured instantaneous restart capability. For
comparison Fig. 4.47(b) show the restart waveforms without phase synchronization.
Although started at the correct frequency, the phase lock needs to be acquired by
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Figure 4.42: Layout of the ADPLL in 28nm CMOS technology, 52µm× 45µm
shifting the DCO period. This leads to increased jitter and prevents using the
ADPLL output signal for clocking applications right after startup.
Tab. 4.4 summarizes the main performances of the 28nm ADPLL using the open-
loop clock generator as presented in Ch. 5.1 for core clock generation. The power of
the single shot phase synchronizer has been measured by differential measurement
with and without activated synchronizer. The power overhead is only ≈ 10µW.
Table 4.4: Typical 28nm clock generator performances
fDCO [GHz] 2
N 8 to 56 main divider
fNoC [GHz] 2
fcore [MHz] 83 to 666 33 frequencies
lock time < 2µs
core clock change 0µs
VDD,DCO [V] 1.0 analog supply
VDD,core [V] 1.0 core supply
PDCO [mW] 0.36 at 1.0V
Pctrl [mW] 0.13 at 1.0V
Polclkg [mW] 0.2 at 83MHz, 1.0V
Pphasesync [mW] 0.01 at 83MHz, 1.0V
DCO σT [ps] 3.0 estimated by measure-
ments, see App. A.3
core σT,core < 0.8%Tcore
accumulated jitter σT,acc,∞ [ps] 30
area [µm2] 0.00234mm2
126
Chapter 4. All-digital Phase-locked Loops
Figure 4.43: Measured 28nm ADPLL signal and period jitter histogram at 2GHz
Figure 4.44: Measured 28nm ADPLL long term jitter histogram
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4.4 Design Comparison
Table 4.5: Performance Comparison of PLL clock generators in sub-100nm CMOS
technologies
Ref tech
[nm]
type fmin
[MHz]
fmax
[MHz]
σT
[ps]
at f
[MHz]
P
[mW]
FOMJ A
[mm2]
[Xiu07] 90 FA 1 2 250 9.0 148 10.0 5.1 0.1512
[YIE+11] 90 ADPLL 700 3500 1.6 2500 1.6 4.0 0.3600
[YCYL12] 90 ADPLL 180 530 n.a. 480 0.466 5.0 0.0086
[TRF08] 65 ADPLL 500 8000 0.7 4000 33.6 4.8 0.0300
[YYG08] 65 PLL 1600 3200 3.1 1600 1.62 4.4 0.0400
[HMY10] 65 ADPLL 3.5 1800 2.6 1600 220.0 6.4 0.5600
[HL09] 65 PLL 900 1000 3.1 900 10.0 4.9 0.1400
[CL10] 65 PLL 850 1100 4.5 1000 8.4 5.2 0.3200
[CL09] 65 PLL 1200 1800 5.4 1500 17.0 5.9 0.2000
[CSM10] 65 ADPLL 600 800 22.0 400 3.2 5.8 0.0270
[GNDD10] 65 ADPLL 190 4270 1.4 3000 11.8 4.8 0.0400
[RTE+08] 45 ADPLL 840 13300 1.1 3800 16.5 4.9 0.0280
[LOK+12] 22 ADPLL 600 3600 n.a. n.a. 18.4 n.a. 0.0296
this 65 ADPLL 83 4000 5.4 2000 2.7 2 5.2 0.0097
(0.0078)3
this 28 ADPLL 83 2000 3.0 2000 0.64 4 4.1 0.00234
1Flying Adder Frequency Synthesizer
2at fcore = 83MHz and fNoC = 2GHz
3with and without DCO bias compensation
4at fcore = 83MHz and fNoC = 2GHz
The performances of recently published ADPLL clock generators in sub-100nm
CMOS technologies are summarized in Tab. 4.5 and compared to the ADPLL im-
plementations in this work. The standard deviation of the period jitter σT is chosen
as main criterion for output clock quality. Commonly the DCO frequency is much
higher than the reference frequency of the ADPLL (clock frequency multiplication),
uncorrelated thermal noise as main contributor to DCO period jitter is not filtered
by the closed ADPLL loop. Therefore in contrast to [GKGN09] only the DCO noise
is considered for benchmarking, assuming that it is mainly caused by thermal noise
and that the DCO is the main contributor to power in a ADPLL optimized for low
period jitter. So the figure of merit is defined as
FOMJ = log10
(
σ2T
ps2
· f
MHz
· P
mW
)
. (4.35)
The ADPLL realizations of this work with their low power consumption achieve a
similar FOMJ compared to previously published results. They provide a wide range
of output frequencies using the open-loop clock generation methods presented in
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Ch. 5. The chip area of these all-digital clock generator realizations is very small
because no area consuming analog loop filter components are used here. This allows
to use the ADPLL clock generators from this work for per-core instantiation within
power managed MPSoCs.
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4.5 Summary
ADPLLs are suitable architectures for local clock generation in GALS MPSoCs.
Especially the BBADPLL topology with simple binary phase frequency detector
enables compact circuit realizations. A numerical BBADPLL model has been de-
veloped for system analysis and architecture exploration. It has been shown that
BBADPLLs are capable to control the DCO to achieve sufficient long term jitter
clock quality. A modified controller architecture with faster clocking additionally
reduces the accumulated jitter.
An ultra-compact ADPLL clock generator has been implemented in 65nm CMOS
technology and has been successfully verified by testchip measurements. It can
generate low jitter clocks that meet the DDR2/DDR3 memory interface clock spec-
ifications. Its extremely low chip area of 0.0097mm2 and low power consumption
of typically < 3mW makes it ideally suited for per-core instantiation within GALS
MPSoCs.
A second compact ADPLL has been implemented in 28nm CMOS technology with
chip area of 0.00234mm2 and power consumption of < 0.64mW. In addition to the
65nm version this features a controller with fast clocking scheme for less jitter accu-
mulation and a novel fast lock-in scheme based on single-shot phase synchronization
at the PFD input. Its behavior has been analyzed mathematically. It allows fast
binary frequency detection for frequency lock-in by binary search and can realize
instantaneous phase lock at ADPLL start-up. When restarting the ADPLL from
power down instantaneous lock-in can be achieved. The circuit functionality has
been successfully verified by testchip measurements.
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5 Open-loop Clock Generation
The ADPLLs presented in the previous chapter can provide a fixed frequency multi-
phase clock (at nominal 2GHz frequency). To address the demand for ultra-fast
DVFS core frequency changes as motivated in Ch. 2 open-loop clock generator
techniques are developed in this chapter. They allow to generate a wide range of
output frequencies from a multi-phase input signal by means of phase rotation and
frequency division and enable instantaneous frequency changes. Also frequency
multiplication for special purpose high-speed clock generation is addressed here.
The sensitivity of the open-loop architectures with respect to phase mismatch due
to process variations is theoretically analyzed. Since the local clock generators must
be seamlessly integrated into the MPSoC implementation flow, a timing model and
constraints concept is shown here.
5.1 Open-loop Clock Generation
Heterogeneous MPSoCs require a wide range of clock frequencies for processor cores,
I/O interfaces (e.g. high-speed FPGA interfaces, DDR2/3 memory interfaces) or
high-speed on-chip communication links (see. Sec. 2.4). General clock quality
requirements like low jitter or 50% duty cycle can easyly be fulfilled by closed loop
ADPLLs as shown in the previous sections. But these closed loop clock generators
exhibit some mayor drawbacks with respect to their application in heterogeneous
MPSoCs.
• Standard integer-N [SSS05] PLLs have a limited number of output frequen-
cies, that are defined by the reference clock frequency and the available fre-
quency division ratios in the loop. Fractional-N PLLs with multi-modulus
loop dividers [HSN09] can be a solution to this but impose additional chal-
lenges for closed loop PLL design (e.g. filtering of fractional spurs [Ho¨p08])
• The oscillator frequency in the closed loop PLL is the highest frequency in the
system. Thereby, high frequency clocks in the GHz range require high-speed
oscillators which challenges their circuit implementation.
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• The closed-loop PLL approach provides only one output frequency at the
same time. This prevents sharing of one closed loop PLL for different clocking
applications within the MPSoC, e.g. simultaneous clocking of a high-speed
NoC link at some GHz and the processor core with some 100MHz.
• Changes in the output frequency that are required for power management
techniques [KFA+07] like DVFS (Sec. 2.2.1) and AVFS (Sec. 2.2.2) during
system operation require re-lock of the closed loop PLL which is time consum-
ing [Fah05]. Within this re-lock phase no defined clock frequency is available
at the PLL output. Core operation must be paused during re-lock.
To overcome these drawbacks, open-loop clock generators are developed in this
work. Based on a fixed frequency signal which is provided by a closed-loop PLL (as
shown in Fig. 5.1) output clocks are generated by frequency division (lower frequen-
cies) or multiplication (higher frequencies). These open-loop clock generators use
multiple clock phases of the closed-loop PLL to generate the output signal. Thus
the output frequency can be tuned independently from the PLL, which provides a
wider range of available output frequencies and allows fast changes of the output
frequency without re-locking the closed loop PLL. Additionally, multiple open-loop
clock generators can be used with one PLL.
open-loop
clock generator
VCOPFD
loop
filter
frequency divider M
8
FCNTRL
6
CLK
closed-loop PLL
REF
Figure 5.1: Clock generator based on closed loop PLL with multi-phase output and
open-loop output clock generator, [HHES11]
The open-loop approach has previously been used in both DLL and PLL based clock
generators ([LCL09], [KKK+06], [XY03],[Xiu07], [SLH+10]). PLL based open-loop
frequency synthesizers with fine output frequency resolution are realized in the fly-
ing adder synthesizers ([XY03],[Xiu07], [SLH+10]), where a multi-phase oscillator
signal is used for output clock generation by multiplexing and frequency division.
As motivated in Sec. 2.6 and presented in the previous sections, an ADPLL clock
generator with multi-phase outputs is used in this work. Both, frequency multipli-
cation and division are employed to generate a wide range of output clocks. These
techniques and circuits are presented in the following.
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Figure 5.2: NoC clock generator with open-loop frequency doubler
5.1.1 Clock Frequency Multiplication
For clocking of NoC links for on-chip communication the 8 output clock phases
of the ADPLL clock generators presented in Sec. 4.2 and Sec. 4.3 are combined
to perform frequency doubling. Fig. 5.2 shows the schematic of the NoC clock
generator. A differential XOR gate [EFS96] is used to generate a differential clock
signal with period T0/2 from 4 phases of the ADPLL output period of T0. The
waveform is shown in Fig. 5.3. Two of the remaining clock phases can be directly
multiplexed to the output to run the NoC transmitter with T0 in a low-speed mode.
One single ended output is used for the frequency divider of the closed-loop ADPLL
and the last one remains unused. Dummy inverter loads ensure symmetry of the
clock phases. Differential clock gating circuits with enable synchronization are
added to allow glitch-free activation and de-activation of the NoC clocks. The
circuit is implemented using gates from a high-speed digital standard cell library
(see Sec. 2.7). Fig. 5.4 shows the layout.
5.1.2 Clock Frequency Division
As presented in [HHES11], several approaches of frequency division with a wide
range of division ratios and high resolution have been published previously. The
flying adder frequency synthesizer [XY03] employs a phase multiplexer which selects
one out of multiple phase clocks. The multiplexer select signal is generated by
arithmetic circuitry (adder) operating at the input frequency of the divider (or
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Figure 5.4: NoC clock generator layout, 65nm CMOS, 27µm× 8.4µm
half of it). This limits the maximum operating frequency especially for a higher
number of clock phases, but frequency division ratios of less than 1 can be achieved
by this technique. Flying adders have been applied successfully for wide range
clock generation [Xiu07], [SLH+10]. By reducing the number of clock phases the
operating frequency of the flying adder can be increased [XY05]. Phase switching
frequency dividers [CS96] are usually employed for fractional-N frequency synthesis
in closed loop PLLs [HSN09]. They contain a phase multiplexer with select signals
being generated at a fraction of the input frequency. This allows much higher input
frequencies but the provided sub-integer division ratios are usually much higher
than 1 [WZQW09]. A general theory of phase switching frequency dividers has
been presented in [Flo08]. [CC08] shows a glitch free frequency synthesizer based
on phase switching. [PMP09] proposes a phase switching divider architecture where
the phases of the input signals are calibrated during operation in order to reduce
fractional spurs in the output signal.
In this work, an open-loop clock generator for core frequency generation has been
designed and implemented. It is based on a reverse phase switching scheme com-
bined with programmable frequency dividers. It realizes sub-integer division ratios
without fractional spurs in the output signal. It provides a wide range of division
ratios with a low minimum ratio of 3, which is in contrast to previously published
fractional-N PLL loop dividers which are designed for realization of consecutive di-
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vision ratios. Furthermore this open-loop clock generator provides 50% output duty
cycle which is essential for the targeted applicaiton within heterogeneous MPSoCs
(e.g. for DDR2/3). It allows instantaneous changes of the division ratio within a
single output clock cycle to realize fast core frequency changes for DVFS. Its func-
tionality is explained in the following circuit description as presented in [HHES11].
5.1.2.1 Circuit Description
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Figure 5.5: Open-loop clock generator for frequency division based on reverse phase
switching, [HHES11]
Toplevel Fig. 5.5(a) shows the toplevel schematic of the proposed open-loop clock
generator. A phase multiplexer selects 1 out of M = 8 input clock phases with
period T0. This multiplexer output signal is divided by N23 ∈ [2, 3] and by Nsync ∈
[2, 4, 6, 8] in the output divider. So the base division ratio reads N23 · Nsync if no
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phase switching occurs.
The phases are switched in a glitch-free reverse switching scheme [SSS05, HSN09]
as illustrated in Fig. 5.5(b). Each time the phase is switched the multiplexer output
period is shortened. Following the theory in [Flo08] which suggests a switch step of
|nstep| ≤ N/4 = 2, we chose nstep ∈ [1, 2] which leads to reduction of the multiplexer
output period by 1/8·T0 or 2/8·T0 per switching event respectively. The multiplexer
select signals are generated by a rotator that acts like an +1 or +2 adder compared
to the flying adder frequency synthesis approach [XY03]. The multiplexer output
clock CM is fed to the divide-by-2-or-3 circuit which generates the clock C23 and
the enable pulse for the rotator. From nsw = 0 up to nsw = 3 phase switchings can
occur per C23 cycle. The clock C23 is fed to the synchronous frequency divider
with even division ratios Nsync that ensure 50% duty cycle of the output clock. In
summary, the output core period reads
Tcore = T0 ·Nsync ·
(
N23 − nsw · nstep
8
)
(5.1)
The open-loop clock generator is controlled by a 6-bit signal FCNTRL summarized
in Tab. 5.1. For the 64 control words 33 different division ratios in the range from 3
to 24 can be realized as shown in Fig. 5.6. Only the integer primes 13, 17 and 19 are
missing. For T0 = 500ps the available output frequencies include 100MHz, 133MHz,
166MHz, 200MHz, 266MHz, 333MHz, 400MHz, 533MHz and 666MHz with 50%
duty cycle for DDR, DDR2 and DDR3 memory interfaces [JED09, JED10]. In the
following calculations we assume T0 = 500ps as nominal operation frequency.
Table 5.1: Open-loop clock generator control signal definition
FCNTRL comment values
5:4 output division ratio 00: Nsync = 0; 01: Nsync = 1; 10:
Nsync = 2; 11: Nsync = 3
3 divide by 2/3 select sig-
nal (S23)
0: N23 = 2; 1: N23 = 3
2:1 switchings per C23 cycle
(NS[1:0])
00: nsw = 3; 01: nsw = 2; 10:
nsw = 1; 11: nsw = 0
0 rotate step (SROT) 0: nstep = 2; 1: nstep = 1
Phase multiplexer The most critical circuit component of the proposed clock
generator is the phase multiplexer which selects 1 out of 8 input phases. The delay
through the multiplexer td,CIN → CM must be as short as possible because the next
select signal generated by the rotator (clocked with CM) must be settled before the
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Figure 5.7: Phase multiplexer schematic
next rising clock edge arrives at the multiplexer input. For a 2GHz input signal
and phase switching stepsize of 2 the constraint reads td,CIN → S < 375ps. So only
a single stage topology is feasible. Here a 8-to-1 tristate multiplexer as shown in
Fig. 5.7(a) is used where 8 tristate drivers work on one multiplexer node. The total
capacitance of the multiplexer node is given by
Cmuxnode = 8 · Ctri,out + Cwire + Cbuf,in. (5.2)
where Ctri,out is the output capacitance of a single tristate driver, Cwire is the wire
routing capacitance and Cbuf,in is the input capacitance of the output driver. In this
design it is Cwire ≈ 7.0fF and Cbuf,in ≈ 2.4fF. Fig. 5.7(b) shows the schematic of
a conventional tristate driver, where two PMOS and NMOS devices are connected
in series in the pull-up and pull-down path respectively. To achieve a drivestrenght
equivalent to the PMOS width WP and the NMOS width WN, the actual device
widths must be doubled (2WP, 2WN) which leads to increased output capacitance
(here Ctri,out,TRIX2 ≈ 2.3fF). Therefore a high output drivestrength topology as
shown in Fig. 5.7(c) is employed, where the gate signals of the driving PMOS and
NMOS devices are generated by logic cells separately. This enables to achieve a
similar output drivestrength as in Fig. 5.7(b) with reduced output capacitance (here
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Ctri,out,TRIFAST = 1.5fF). Thus the Ron,tri · Cmuxnode time constant can be reduced
by 25%. Circuit simulations show that especially in the worst-case corner (SS pro-
cess, VDD = 1.08V , T = 85
◦) the delay through the multiplexer is dominated by
Ron,tri ·Cmuxnode, where the use of the high output drivestrength driver topology en-
ables circuit operation. Fig. 5.8 shows the simulated waveforms of the multiplexer
node for driver topology Fig. 5.7(b) and driver topology Fig. 5.7(c) respectively. The
conventional tristate driver architecture fails under worst-case conditions whereas
the use of the fast tristate driver increases the delay margin by 60ps and enables
safe operation. The proposed topology slightly increases the area of the multiplexer
circuit but does not increase its power consumption. The simulated power con-
sumptions under worst-case timing conditions are 289.4uW for the fast multiplexer
and 288.9uW for the conventional tri-state realization.
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(a) Proposed tristate driver, switching from P4 to P6
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Figure 5.8: Simulated multiplexer phase switching waveforms in worst-case timing
corner (SS 1.08V 85◦), post layout, 65nm CMOS, [HHES11]
Divide-by-23 and rotator enable Fig. 5.9 shows the schematic of the divide by
2/3 circuit which is realized as a 2-bit state machine, driven with the clock CM.
The state transfer equations are
S0‘ = S1 (5.3)
S1‘ = (S23 + S0) · S1 (5.4)
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Figure 5.9: Divider by 2 and 3 and rotate pulse generation logic, [HHES11]
leading to a divide-by-2 state sequence of 10 → 01 → 10 . . . if S23 = 1 and a
divide-by-3 state sequence of 10→ 11→ 01→ 10 . . . if S23 = 0. The output clock
C23 is directly derived from S1 (C23 = S1). This circuit generates enable pulses
EROT for the phase rotator depending on nsw ( NS1 and NS2) as shown in Tab. 5.1.
During one C23 cycle 0 to 3 enable pulses can be generated. EROT is defined by
EROT = S0 · NS1 + S0 · (NS0 + NS1 + S23). (5.5)
Additionally, this state machine synchronizes the control signals for the rotator step
size and the number of phase switchings by generation of an update signal UP. The
rising edge of C23 occurs two cycles after UP is set to 1, with respect to the selected
division ratio S23
UP = S23 · S0 · S1 + S23 · S0 · S1 (5.6)
which ensures in combination with the control synchronizer shown in Fig. 5.10(a)
that SROT sync and NS sync are constant within each C23 cycle. Fig. 5.10(b)
shows an example state sequence where the division ratio is changed from 2 to 3
(on rising edge C23) and the number of switchings from 0 to 3 (on rising edge CM,
enabled by UP). The critical timing constraint of this circuit is the setup time of
S23, which is generated in the synchronous output divider with rising edge of C23,
that must be settled before the next rising edge of CM.
Rotator Fig. 5.11 shows the schematic of the 1-hot rotator that generates the
phase multiplexer select signals. It consists of a closed-loop shift register, of which
one flip-flop has a reset state 1 and all others 0. This approach ensures synchronous
select signals with minimum skew and avoids glitches at the phase multiplexer. The
enable signal EROT activates a clock gate. If no phase rotation occurs the shift
register is not clocked which reduces power consumption. Multiplexers are used to
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Figure 5.10: Synchronization of frequency division control signals, [HHES11]
control the rotation step which can be 1 or 2 depending on the control signal SROT.
This realization enables minimum combinational logic between the flip-flops which
is mandatory concerning its worst-case CM clock period of 375ps.
Synchronous output divider Fig. 5.12(a) shows the schematic of the synchronous
frequency divider. It provides division ratios of 2, 4, 6 and 8 with 50% output duty
cycle using a 3-bit state machine running at clock C23. The state sequences are
div2: 0→ 4→ 0 . . .
CM
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Q
clock
gate
1
0 D Q
1
0 D Q
1
0 D Q
1
0 D QEROT
1
0DQDQQ DDQ
111
000
SN RN RN RN
RNRNRNRN
RESET N
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SEL7 SEL6 SEL5 SEL4
SEL3SEL2SEL1SEL0
Figure 5.11: 1-hot rotator schematic, [HHES11]
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Figure 5.12: Synchronous output divider and control synchronizer, [HHES11]
div4: 0→ 4→ 6→ 2→ 0 . . .
div6: 0→ 4→ 5→ 6→ 1→ 2→ 0 . . .
div8: 0→ 4→ 5→ 6→ 7→ 1→ 2→ 3→ 0 . . .
The output clock CLK is directly derived from the state MSB. Its rising edge
occurs at the state transition 0 → 4 independent from the selected division ratio
DIVSEL. Additionally this circuit synchronizes the internal control signals. The
frequency control input FCNTRL is captured in register FC at state 0 enabled by
the update signal UP1. The S23 control signal is delayed by 1 C23 cycle to be
updated with the rising edge of the output clock (state 4) enabled by UP2. This
ensures together with the control signal synchronizer shown in Fig. 5.10(a) that
the internal control signals remain constant within one output clock cycle of the
open-loop clock generator. Fig. 5.12(b) shows an example state sequence of the
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synchronous output divider with the corresponding control signal updates. When
the frequency control input FCNTRL is updated with the rising edge of CLK (state
4) by an external register, it must be settled before state 0 with a certain setup
margin of the sampling register FC.
This constraint is modeled in the Liberty (.lib) file of the open-loop clock generator
macro. Based on the functional circuit timing (Fig. 5.13(a)) the black box .lib
timing model is defined as shown in Fig. 5.13(b) and Fig. 5.13(c). An internal
virtual clock signal (clk int) is generated as clock root pin. From this the virtual
FC flip-flop clock is generated with a delay tD,CG, modeling the clock gate delay,
and the output clock CLK is generated with the output delay tD,O. The worst-case
timing conditions with respect to the frequency control input FCNTRL are:
• The synchronous output divider has a division ratio of 2, where the FC capture
clock (in state 0) corresponds to the falling edge of the output clock.
• The output clock has its shortest period TCLK = 1.5ns.
Therefore in the .lib file model the FCNTRL inputs are constrained with setup (tS)
and hold (tH) with respect to the falling edge of the internal pin clk FC, where
tS and tH are the setup and hold times of the standard cell flip-flops in the FC
register. Details on application of these constraints for integration into the semi-
custom digital design synthesis and place & route flow are given in Sec. 5.2.
CLK O
clk FC
ST 04 4
FCNTRL
FC
(a) functional timing
CLK
clk int
clk FC
tS
tD,O
FCNTRL I
tD,CG
tH
TCLK
(b) .lib timing
CLK
clk int
FCNTRL
tD,O
tS, tH
clk FC
tD,CG
create clock (TCLK)
.lib
(c) .lib timing black box
Figure 5.13: Timing model of the open-loop core clock generator
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5.1.2.2 Implementation Results
The open-loop clock generator has been implemented in both 65nm and 28nm
CMOS technology with identical logic circuit structure. The layouts of the imple-
mentations are shown in Fig. 5.14. A high-speed standard cell library is used for
circuit implementation. Special customized cells (e.g. fast tri-state driver) are used
for timing critical paths. To achieve good phase symmetry and reduce mismatch
induced jitter at the output, the rotator is merged with the phase multiplexer.
Thereby each rotator flip-flop is located next to the corresponding tristate driver
to minimize delay on the select signal line and to ensure symmetry of the 8 clock
phase inputs.
Fig. 5.15 shows the simulated power consumption of the clock generator for different
PVT corners, and measurement results. The power consumption increases with the
number of phase switchings due to the phase rotator activity. For some frequencies
as shown in Fig. 5.6 different control signal realizations exist with different power
consumption. This must be considered when selection the desired output frequency
in the system application. This fully-static CMOS implementation of the open-loop
clock generator scales well with technology in terms of area and power consumption.
(a) 65nm, 63.2µm× 11.8µm
(b) 28nm, 29.8µm× 5.6µm
Figure 5.14: Open-loop clock generator layouts
Fig. 5.16 shows the measured output waveforms of the open-loop clock generator
realization in 65nm CMOS technology on the ”Tommy” testchip. Its input clock is
provided by the ADPLL presented in Sec. 4.2. Fig. 5.17(a) shows the measured rms
period jitter σT and the relative jitter σT/TCLK and Fig. 5.17(b) shows the measured
duty cycle which is slightly degraded by the clock measurement LVDS pad at higher
output frequencies. The core clock jitter of the 28nm implementation is shown in
Fig. 5.18. Here some frequency settings show increased jitter. This effect is analyzed
in Sec. 5.1.3. Fig. 5.19 shows the output clock signal of the open-loop clock generator
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Figure 5.15: Simulated and measured power consumption of the open-loop clock
generator, T0 = 500ps
when changing the frequency control word. This demonstrates the capability of
arbitrary, instantaneous frequency changes. Fig. 5.20 shows instantaneous output
frequency changes of the 28nm implementation on the ”Cool28SoC” testchip.
(a) 666MHz (b) 83MHz
Figure 5.16: Measured output signals and period jitter histograms of the 65nm
open-loop clock generator realization at maximum and minimum out-
put frequency, [HHES11]
As presented in [HHES11], Tab. 5.2 summarizes the performances of recently pub-
lished frequency dividers and open-loop clock generators in CMOS technologies
≤ 180nm for comparison with this work. The Flying Adder synthesizer reported
in [Xiu07] provides many different output frequencies but the maximum input fre-
quency and therefore the maximum output frequency is limited due to the arith-
metic logic required. The sequential divider in [BSS+08] has a high maximum
input frequency but also high, only integer, division ratios. [WYZF07] presents a
sequential divider with wide division ratio range but only integer division ratios.
[CC08] uses a wide phase multiplexer (32 inputs) and a modulus counter to achieve
sub-integer division ratios but allows only small maximum input frequencies.
The proposed design enables high maximum input frequency, as usually achieved
in sequential or phase rotating dividers, combined with a small minimum division
ratio as achieved by the Flying Adder approach. It shows low power consumption
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Figure 5.17: Clock quality measurement results, 65nm, ”Tommy” testchip
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Figure 5.18: Core clock jitter measurement result, 28nm, ”Cool28SoC” testchip
and requires only small chip area. By its purely static CMOS logic implementation
it scales well with the shrinking of semiconductor technologies.
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(a) Rotation between 4 different output pe-
riod settings of 2ns, 10ns, 4ns and 6ns
(b) Change from 12ns to 1.5ns output pe-
riod
Figure 5.19: Measured instantaneous output period changes of the open-loop clock
generator, 65nm realization, ”Atlas” testchip
(a) Change from 10ns to 3ns output period (b) Change from 3ns to 10ns output period
Figure 5.20: Measured instantaneous output period changes of the open-loop clock
generator, 28nm realization, ”Cool28SoC” testchip
Table 5.2: Open loop clock generator design comparison
ref type
5
tech.
[nm]
fin
[MHz]
fout,min
[MHz]
fout,max
[MHz]
Nmin Nmax # N area
[µm2]
power
[mW]
[Xiu07] 6 fa 90 1269 100 250 n.a. n.a. 60 151000
7
n.a.
[BSS+08] seq 90 3500 130 146 24 27 4 21800 4.5
[WYZF07] seq 180 1500 5.8 750 2 256 255 n.a. 1.3
[CC08] pr 180 238 7.4 122.6 2 32 frac 91000 48
this
work
pr 65 2000 83 667 3 24 33 744 0.62
to 1.6
this
work
pr 28 2000 83 667 3 24 33 167 0.20
to
0.47
5fa: flying adder, pr: phase rotator, seq:
sequential divider
6ARM/DDR frequency synthesizer
7with PLL
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5.1.3 Period Jitter Analysis
The output signal of open-loop clock generation circuits exhibits period jitter which
results from different sources. First, the noise at the ADPLL DCO output is ac-
cumulated during frequency division. The output period of the open-loop clock
generator is the sum of N DCO cycles, N is the (sub-integer) division ratio of the
open-loop clock generator. Assuming DCO noise from white thermal sources, the
standard deviation of the divider output clock period can be estimated by
σT,core =
√
N · σT,DCO. (5.7)
where σT,DCO is the standard deviation of the DCO period jitter. This also holds
for N < 1 in case of the open-loop frequency multiplication [vdBKVN02], where
the DCO control signal influence on the period jitter is neglected. This assumption
holds for the targeted application with an ADPLL as presented in Sec. 4.2 where
the DCO tuning signal is updated only with the lower frequency reference clock.
Second, the logic of the open-loop clock generator adds jitter due to device noise
within its logic cells. However, this jitter does not accumulate over multiple clock
cycles.
Besides the noise induced jitter, the open-loop clock generators are sensitive to static
mismatch within their multi-phase input signals. This can be caused by systematic
mismatch due to non-symmetric layout realizations or local on-chip variations in
the DCO. An analysis of the phase-mismatch related jitter of the open-loop clock
generator is presented in [HEH+13] and explained in the following.
The multi-phase input clock is generated by the DCO with a chain of delay cells
which are locked to a period of T0 by the closed loop ADPLL. The DCO with four
differential stages provides M = 8 phases, where the delays are represented by the
rising edge delays and falling edge delays of each delay stage. Each stage exhibits
a delay which can be written as
∆t = c · td,0 · (1 + ǫstep) (5.8)
where ǫstep is the relative variation which is assumed to be distributed normally
with standard deviation σstep and zero mean value. c represents a normalized tuning
constant which allows tuning of the delay cell around its nominal delay value of td,0
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by the ADPLL. For M phases the total delay is locked to the reference T0
M∑
i=1
(c · td,0 · (1 + ǫstep,i)) = T0. (5.9)
So the resulting tune control value c reads
c =
T0
td,0 ·
(
M +
∑M
i=1 ǫstep,i
) . (5.10)
Note that each physical delay cell is considered here with two delays, representing
the rising and falling transition within one clock period respectively. Their variation
is modeled independently. The time difference of a switching step over n phases is
tstep,n = c · td,0 ·
(
n+
n∑
i=1
ǫstep,i
)
(5.11)
=
T0
M
· (n+
∑n
i=1 ǫstep,i)(
1 +
∑M
i=1
ǫstep,i
M
) (5.12)
by using Eq. 5.10. Assuming that ǫstep,i ≪ 1 and σǫ ≪ 1 Eq. 5.12 can be approxi-
mated by
tstep,n ≈ T0
M
·
(
n+
n∑
i=1
ǫstep,i
)
·
(
1−
M∑
i=1
ǫstep,i
M
)
(5.13)
≈ T0
M
·
(
n+
n∑
i=1
ǫstep,i − n ·
M∑
i=1
ǫstep,i
M
)
(5.14)
=
T0
M
·
[
n−
(
n∑
i=1
( n
M
− 1
)
· ǫstep,i +
M∑
i=n+1
n
M
· ǫstep,i
)]
. (5.15)
Since T0 · nM denotes the nominal value of tstep,n, its variation can be expressed by
∆tstep,n ≈ T0
M
·
(
n∑
i=1
( n
M
− 1
)
· ǫstep,i +
M∑
i=n+1
n
M
· ǫstep,i
)
. (5.16)
Considering uncorrelated variations of the delay steps, its standard deviation reads
σ2t,step,n ≈
T 20
M2
·
(
n ·
( n
M
− 1
)2
· σ2ǫ + (M − n)
n2
M2
· σ2ǫ
)
(5.17)
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which can be simplified to
σ2t,step,n ≈
T 20
M2
· σ2ǫ ·
(
n− n
2
M
)
. (5.18)
The standard deviation of a single delay element is
σt,step =
T 20
M2
· σ2ǫ . (5.19)
Thereby the sensitivity of the total phase switching timing error over n steps with
respect to the timing variation of a single delay element reads
Score =
σT,core
σt,step
=
√
n− n
2
M
. (5.20)
In case of the open-loop clock generator for frequency multiplication presented in
Sec. 5.1.1, the high-speed clock is generated by combining two differential clock
phases with spacing of 4tstep. So the mismatch jitter sensitivity of the doubled
DCO clock reads
SNoC =
σT
σt,step
=
√
4 = 2. (5.21)
For the open-loop core clock generator the switch timing error for n effective switch-
ings per output cycle directly translates to period jitter of its output signal
σT,core = ∆tstep,n. (5.22)
Fig. 5.21 shows the mismatch sensitivity for differentM and n. The total number of
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Figure 5.21: Timing error sensitivity of multi-phase oscillator outputs
switchings within one open-loop clock generator output period for a given division
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ratio as presented by Eq. 5.1 is nswitchings = Nsync ·nsw ·nstep resulting in an effective
number of switchings
n = mod8 (Nsync · nsw · nstep) . (5.23)
The measured the output jitter of the open-loop clock generator includes both, com-
ponents from noise sources and components due to static phase mismatch. From
the nominal open-loop frequency output period T = N ·T0 and the DCO jitter accu-
mulation from DCO noise shown in Eq. 5.7 it can be concluded, that σT,core/
√
Tcore
should be constant, if only DCO jitter is accumulated, if the open-loop clock gen-
erator is noise free and if no phase mismatch is present. In the real circuit phase
mismatch leads to increased output jitter if neff 6= 0 for high output frequencies
(low FCNTRL). For lower output frequencies the phase mismatch effect decreases
because if k DCO periods are summed, the output jitter is σT,core ∝
√
k, whereas
the phase mismatch due to neff remains constant. The open-loop clock generator
internal noise adds jitter as well which results in increased σT,core/
√
Tcore for lower
frequencies.
To illustrate this effect Fig. 5.22 shows the measured normalized period jitter
σT,core/
√
Tcore of the core clock together with the number of effective phase switch-
ings neff from Eq. 5.23 and the mismatch jitter sensitivity S from Eg. 5.20. The
measurements have been performed on multiple chips. It can be seen that the
phase mismatch effect is present, especially at higher output frequencies, but does
not significantly degrade the output clock quality.
The jitter caused by device noise within the circuit components of the open-loop
clock generator has been simulated using transient noise analyses for both the 65nm
and 28nm circuit implementations. In both cases the additional period jitter rms
value is below 0.6ps and therefore significantly lower than the phase mismatch effect.
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Figure 5.22: Measured mismatch jitter of the open-loop clock generator
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The measurement results of the 28nm realization show significantly increased jitter,
at those specific frequency control settings which are sensitive to mismatch in the
multi-phase input signals. However, the noise influence of the open-loop clock
generator is negligible, which can be seen by the flat normalized jitter in Fig. 5.22(b)
at those frequency settings which are not sensitive to mismatch.
Deeper analysis of the increased mismatch jitter revealed, that it is caused by the
level shifting CMOS inverter within the 28nm DCO as presented in Sec. 3.2, between
the tuning voltage VDD,tune and the nominal supply. Fig. 5.23 shows the waveform
of one Monte-Carlo simulation sample, showing the multi-phase output of the 28nm
DCO, which is fed to the open-loop clock generator. The falling signal edges (0-
to-1 transition in the VDD,tune domain) are significantly slowed down and thereby
heavily effected by mismatch of the output inverters. In contrast, the rising edges
(1-to-0 transition in the VDD,tune domain) show steeper slopes and less mismatch.
Fig. 5.24(a) shows the resulting mismatch jitter histogram of the open-loop clock
generator output at settings FCNTRL=5, which is in good agreement with the
measurement results in Fig. 5.22(b).
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Figure 5.23: Simulated waveform of 28nm DCO multi-phase output with mismatch,
1.0V, 25C, global and local variations
This phenomenon and a possible solution to this issue by using cross-coupled clock
buffers has been presented in Sec. 3.4, which align the rising and falling clock edges
based on the 180◦ shifted phases. However, this is not required here since the
open-loop clock generator architecture is only sensitive to one single clock edge. All
internal switching of sequential elements is triggered by the rising clock edge, as
153
Chapter 5. Open-loop Clock Generation
    0
    5
   10
   15
   20
   25
   30
 0  10  20  30  40  50  60
#
period jitter stdev [ps]
(a) initial version, falling edge sensitive
    0
    5
   10
   15
   20
   25
   30
 0  10  20  30  40  50  60
#
period jitter stdev [ps]
(b) improved version, rising edge sensitive
Figure 5.24: Simulated 28nm open-loop clock generator, output period jitter sigma
at FCNTRL=5, 1.0V, 25C, Monte-Carlo simulation with global and
local variations
shown in Fig. 5.1, which is the falling edge of the multi-phase input clocks due to
an additional input inverter. Therefore the addition of cross coupled clock buffers
can be prevented, which does not increase power consumption.
The modification which is applied here to circumvent this issue, is to invert the edge-
sensitivity of the open-loop clock generator compared to the 65nm realization. This
is done by adding an inverter at the phase multiplexer output and re-connecting
the multi-phase inputs by 180 degree phase shift, as shown in Fig. 5.25. This
significantly improves the mismatch related output jitter, as shown in the Monte-
Carlo simulation result in Fig. 5.24(b), as example.
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Figure 5.25: Open-loop clock generator schematic, improved version in 28nm design,
rising edge sensitive
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5.2 MPSoC System Integration
5.2.1 Clock Generator Wrapper
Fig. 5.26 shows a block level schematic of the system integration concept of the pro-
posed clock generators to the GALS MPSoC core wrapper as presented in Sec. 2.5.
A clock generator wrapper encapsulates all clock generation circuits. It contains
the ADPLL circuit and logic for core frequency selection based on the PL defined
by the PMU. This is realized by a lookup table (LUT), which translates the PL
code (e.g. 2-bit for 4 PLs) into the clock generator specific control signal (e.g. 6-bit
FCNTRL for the open-loop clock generator as presented in Sec. 5.1.2). Addition-
ally, the ADPLL provides the high-speed clock for serial NoC interface as presented
in Sec. 2.4.
As explained in Sec. 2.7, ADPLL based clock generators are realized as macro
blocks which are instantiated within the clock generator wrappers. This eases design
implementation, because the ADPLL circuits are implemented once and can be used
multiple times within the MPSoC. The clock generator wrapper itself is realized as
parameterizable RTL description which is implemented by automated synthesis
and place&route together with the GALS core wrapper. Parameters can be defined
individually per core and for example include the number of PLs and the reset
values of the PL lookup table.
Moreover, this design hierarchy allows for flexible architecture adoptions individ-
ually per core. As example, special handling of clocks and resets for design for
test (DFT), can be completely realized in the clock generator wrapper, without
specific changes within the ADPLL macro. The ADPLL macro itself is scannable
using the reference clock signal in DFT mode. For special test architectures, like for
example at-speed delay tests of the functional cores, the ADPLL clock generator is
fully operational while the core logic is tested at the target application clock speed.
The DCO within the ADPLL core is supplied by a dedicated supply voltage and
ground net to reduce power supply noise in the sensitive DCO components for low
jitter. The digital ADPLL components (e.g. controller, filter, frequency divider)
are connected to the global digital power supply domain.
For automated synthesis and place&route implementation of the clock generator
wrapper, timings have to be constrained. This includes both, the clock creation for
the processor core and the interface timing of the clock generator itself for frequency
changes. The timings of custom macro blocks (e.g. the open-loop clock generators)
are modeled using Liberty (.lib) files, such that these blocks appear as black boxes in
the timing analysis. The detailed interface timing of the open-loop clock generator
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Figure 5.26: System integration schematic of the local clock generator for GALS
MPSoCs
has been presented in Fig. 5.13 in Sec. 5.1.2.1 of this work. While this constraining
for glitch free changes of the frequency requires the creation of the internal clock
clk int with the minimum period (e.g. TCLK = 1.5ns), the processor core clock
must be constrained separately with a period Tcore based on the design target for
the particular core content. Tcore is usually larger than TCLK. This issue is solved by
the creation of two separated clocks for the internal clock generator operation and
for the MPSoC core for timing analysis as shown in Fig. 5.26. As shown in Sec. 2.7,
the ADPLL macro is implemented using an automated synthesis and place&route
flow and is abstracted as ILM for integration into the clock generator wrapper.
This clock generator wrapper approach has been used in the testchips presented in
Sec. 2.8. As example Fig. 5.27 shows a measurement results from ”Atlas”, where a
DVFS PL change from (0.9V, 100MHz) to (1.2V, 333MHz) is performed within only
20ns. The supply voltage switching is controlled by the PMU as shown in Sec. 2.2.1
and the instantaneous frequency change is realized by the open-loop clock generator.
5.2.2 Clock Generator Integration Overhead
When exploring a suitable MPSoC architecture for a target application the power
consumption of the local clock generators must be considered. It is desired that
their power consumption is significantly lower than the core power to achieve real
over all energy savings from this GALS architecture. In particular the power sav-
ings which are obtained from advanced fine-grained power management like DVFS
should be higher than the overhead of local clock generation. However, this sig-
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Figure 5.27: Measured supply voltage and clock waveform at PL change within 20ns,
”Atlas” testchip
nificantly depends on the logic content of the cores and their target application
scenario. Details can be evaluated during system design by means of silicon virtual
prototyping [DHCC03] of the MPSoC including its power management architecture
[AF10, AF11].
Table 5.3: MPSoC core power consumption examples
ref tech core (task) f [MHz] VDD [V] P [mW] comment
[WKA+12] 65nm FEC(LDPC) 267 1.20 367 measured on
”Tommy”
[WKA+12] 65nm FEC(Turbo) 333 1.20 283 measured on
”Tommy”
[WKA+12] 65nm Sphere Decoder 333 1.20 38 measured on
”Tommy”
[WKA+12] 65nm Sphere Decoder 381 1.30 50 measured on
”Tommy”
28nm Tensilica R© Xtensa
LX4 DSP (Dhrys-
tone benchmark)
500 1.00 30.1 measured on
”Cool28SoC”
Tab. 5.3 summarizes some examples of the MPSoC core power consumptions of
circuits which have been realized within the CoolBaseStations [EMF+12] and Cool-
RF-28 projects. The relative power consumption of the 65nm ADPLL clock gener-
ators, which consumes 2.9mW from 1.2V, with respect to the power consumption
of the hardware accelerators (FEC, Sphere Decoder) is suitably low. The power
consumption of the 28nm ADPLL implementation of 0.64mW is low compared to
157
Chapter 5. Open-loop Clock Generation
the power consumption of the DSP core on ”Cool28SoC”.
However, the clock generator power overhead can be further reduced when taking
into account the modular architecture of the closed-loop ADPLL in combination
with the open-loop clock generator. It is possible to share the closed-loop ADPLL
with multi-phase clock outputs for several open-loop clock generators used for dif-
ferent cores or interfaces. Besides the standard application for a single core and NoC
link as shown in Fig. 5.26, some additional application scenarios of the proposed
clock generators are summarized in Fig. 5.28. Also switching off ADPLL of cores
which are in idle state can significantly reduce the power consumption overhead of
per-core instantiated GALS clock generators. In this scenario the fast lock-in mech-
anism as presented in Sec. 4.3.2 perfectly enables fast restart of the clock generator
when re-activating the core with minimized timing penalty.
ADPLL
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OLCLKG
OLCLKG
core 250MHz,
2GHz,
serial link
parallel link parallel link
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4GHz
(a) clocking of a NoC router with
multiple serial and parallel point-to-
point links, adaptivity by frequency
scaling based on the router band-
width demands.
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Figure 5.28: Example scenarios for the application of the ADPLL with open-loop
clock generators within GALS MPSoCs, core wrappers visualized as
dashed lines
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5.3 Summary
Open-loop methods for frequency multiplication and division have been presented.
They allow to generate a wide range of output frequencies from a fixed frequency
input signal. This enables to create high frequency clock signals for high-speed
NoC link clocking and lower frequency core clock signals. The output frequency
of the open-loop clock generator can be changed instantaneously, because no time
consuming re-lock in of a closed loop ADPLL is required. This makes the proposed
open-loop methods ideally suited for realization of ultra-fast DVFS schemes within
GALS MPSoCs. Therefore an integration concept for the MPSoC core wrapper has
been presented.
The circuit has been implemented in 65nm and 28nm CMOS technology. Its func-
tionality has been successfully verified by measurements. The sensitivity of the
open-loop clock generator with respect to phase mismatch in the input signals has
been analyzed theoretically and verified by statistical measurement results.
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6.1 Summary
In this work novel circuit solutions for clock generation in heterogeneous GALS
MPSoCs have been researched. Based on the clocking requirements with special
emphasis on advanced power management techniques and network-on-chip fabrics
with high speed serial links, the specifications of versatile clock generators which
can be instantiated per-core have been defined. This basically includes a wide
frequency range, ultra-fast frequency switching times, low jitter, small area and low
power consumption for minimized integration overhead.
ADPLLs have been chosen as suitable circuit architecture for local clock generation
based on a global reference clock. DCOs with multi-phase clock outputs are their
key component. The main design challenge of the digital tuning scheme is to achieve
a wide tuning range for robustness with respect to PVT variations and a small
tuning step size for low jitter. To resolve this trade-off a new active bias circuit
which is able to compensate the temperature and supply voltage dependency of the
oscillator core has been developed and implemented into a DCO in 65nm CMOS
technology. Thereby a small tuning step size for low jitter during operation can
be achieved with a small digital tuning word. This helps to reduce the circuit
effort within the ADPLL controller. As alternative approach for nanometer CMOS
technologies, a 28nm DCO has been designed which achieves wide tuning range at
small step size by a highly digital tuning approach with switchable resistors in the
supply path. This circuit perfectly scales with technology and thereby leads to a
compact solution in this advanced CMOS node.
A theory on the phase error reduction behavior of differential clock buffers with
cross-coupled inverters has been presented. These circuits are essential for distri-
bution of multi-phase clock signals at high frequencies as required in this work and
can help to reduce signal imperfectness due to device mismatch.
A simple BBADPLL architecture is chosen for closed loop control of the DCOs
because this minimalistic control scheme based on a binary PFD does not require
high circuit effort. A numerical model of the control loop has been developed which
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is used for system simulations and prediction of the circuit performance with special
focus on lock-in time and jitter. An ultra-compact 65nm CMOS ADPLL has been
implemented and evaluated successfully by testchip measurements. The circuit is
capable to meet the jitter requirements of DDR2 and DDR3 memory interfaces. For
further improvement of the BBADPLL jitter performance, a new controller clocking
scheme using the divided DCO clock is proposed which can reduce the control loop
delay and thereby reduce jitter accumulation. This scheme is used in a 28nm CMOS
version of the ADPLL. The initial ADPLL lock-in time can be reduced significantly
by a novel single-shot phase synchronization scheme. This enables fast frequency
detection with high accuracy for frequency lock and allows to start the ADPLL
near to its phase lock condition, thereby achieving instantaneous lock. The circuit
has been analyzed theoretically and its fast lock-in capabilities have been measured
successfully within a 28nm CMOS testchip.
A wide range of core clock frequencies can be generated from multi-phase DCO clock
signals at a fixed frequency by open-loop methods. An open-loop clock generator
which generates 50% duty cycle output clocks has been proposed and implemented
in both 65nm and 28nm CMOS technology. This circuit allows instantaneous fre-
quency changes which allow application of these clock generators for ultra fast
DVFS. Also high-speed clock signals for advanced on-chip comminication circuits
can be realized by the proposed clock generators. A theoretical analysis on the
open-loop clock generator sensitivity to phase mismatch has been presented.
As result, solutions for ultra-compact ADPLL based clock generators for application
in heterogeneous GALS MPSoCs have been developed. They employ various novel
circuit techniques to improve the key performances for MPSoC target application.
This especially includes lock-in time reduction, low jitter operation, robustness
with respect to PVT variations and instantaneous frequency changes. Thereby
the circuits are compact in terms of chip area and energy efficient. Thus they are
suitable for a wide range of clocking applications for MPSoC cores, NoC links and
I/O, helping to reduce the design implementation overhead by component re-use
for future MPSoCs. The circuits have been verified successfully by measurements of
three testchips in 65nm and 28nm CMOS technology, where they are in operational
use to clock other system components.
6.2 Clock Generator Application
The circuits that have been developed in this work are applied in different research
testchips at Technische Universita¨t Dresden. Herein they serve for different clocking
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purposes which highlights both their flexibility and the capability of application as
IP core. Two examples are briefly shown in the following.
”Tomahawk2”, TSMC 65nm LP CMOS The ”Tomahawk 2” testchip is a com-
plex MPSoC demonstrator developed within the CoolBaseStations project. It logic
architecture is developed at the VODAFONE Chair of Mobile Communication Sys-
tems1 and its infrastructure circuits for clocking power management and on-chip
communication are developed by the Chair of Highly-Parallel VLSI-Systems and
Neuromorphic Circuits2 which also is responsible for backend design implementa-
tion. The top level floor plan diagram is shown in Fig. 6.1. It includes 12 processing
cores, a DDR2 interface and an LVDS interface for communication with an FPGA.
The cores are embedded into the wrapper topology including components for clock-
ing, power management and NoC communication as shown in Sec. 2.5. The cores
are partly enabled for ultra-fast DVFS with combined AVFS functionality. The PL
changes are controlled by a hardware assisted task scheduling system. A packed
based NoC connects the cores and employs high-speed serial on-chip links (see
Sec. 2.4) for the long distance point to point connections. This allows to realize a
compact floorplan as shown in Fig. 6.1. The GALS clocking architecture is driven
by 18 ADPLLs as described in Sec. 4.2. With ”Tomahawk 2” the scalability of
the heterogeneous MPSoC infrastructure circuits developed at the Chair of Highly-
Parallel VLSI-Systems and Neuromorphic Circuits, including the clock generators
from this work, to more complex chips shall be proven3.
”Titan”, GLOBALFOUNDRIES 28nm SLP CMOS The ”Titan” testchip as
shown in Fig. 6.2 is a heterogeneous system which has been developed and imple-
mented by the Chair of Highly-Parallel VLSI-Systems and Neuromorphic Circuits
in an advanced 28nm CMOS technology. It includes cores with various function-
ality, like for example neuromorphic mixed-signal circuits, analog-to-digital con-
verters (ADCs), test circuits for IR-drop analysis within SoCs, high-speed serial
I/O circuits, a transceiver for 3D chip stack communication over through-silicon
vias (TSVs) and test structures for high-speed serial on-chip links as shown in
Sec. 2.4. All functional cores within its core wrappers are clocked by the 28nm
ADPLL circuit from this work as presented in Sec. 4.3. Herein flexibility is achieved
by using the multi-phase clock outputs of the DCO as shown in Sec. 3.3 for various
applications. The clock data recovery circuit of the high-speed serial I/O employs
1https://mns.ifn.et.tu-dresden.de
2http://hpsn.et.tu-dresden.de
3Tape-out planned for 03/2013
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Figure 6.1: ”Tomahawk2” block level floorplan, 6mm×6mm, 65nm CMOS, modified
from [Eis12]
the multi-phase DCO clock signals for oversampling operation. Within the IR-drop
analysis and measurement circuits eight clock phases at 500ps nominal period are
employ to realize programmable skews of measurement clocks with 62.5ps timing
resolution. Moreover the high-speed clocks which are generated by a multi-phase
clock multiplier as shown in Sec. 5.1.1 of this work are used to drive high-speed
serial links for both on-chip and 3D chip stack communication.
Figure 6.2: Layout of the ”Titan” testchip, 3.0mm× 1.5mm, 28nm CMOS
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6.3 Further Work
The clock generation circuits that have been developed in this work can be improved
and extended in further work. Some aspects are summarized in the following.
The noise which is generated by the active current bias generator for supply voltage
and temperature compensation of the DCO in 65nm CMOS technology (see Sec. 3.2)
can be reduced in a re-design to achieve the same low jitter performance as the
uncompensated version. This can be done using additional filter capacitors within
the DC bias circuits at cost of chip area or higher power consumption in the bias
circuits itself. This trade-off with respect to the overall ADPLL performance in
terms of power consumption and chip area must be evaluated carefully.
The circuit architectures of the DCOs and ADPLLs can be reviewed to identify
suitable design parameters as ”tweaking knobs” that allow do adapt these circuits
at design time to a more specific clocking application. Thereby individual solutions
for specific design targets (e.g. ultra low-power with relaxed jitter constraints,
ultra-low jitter) can be realized to improve the overhead of the clocking circuits
within the MPSoC in terms of chip area and power consumption. However, in
order to allow flexible re-use and efficient silicon implementation, the tweaking of
these parameters should be highly automated. As example, in case of the 28nm
DCO realization as presented in Sec. 3.3 this can be achieved by replacing the
oscillator core within the supply voltage tuning scheme. High drive strength cells
can be used for low jitter design targets and low drive strength cells can be used for
ultra-low power consumption. Also different architectures (e.g. single-ended) are
possible if no multi-phase clocks are required. Also the digital part of the ADPLL
can be configurable to adjust the loop filter accuracy (in terms of bits per word)
for different target applications.
For application of multiple ADPLLs within a single MPSoC strategies for built-in
self-test are required to reduce production test time. This includes autonomous,
automated measurement of the key performances of the ADPLLs as for example
lock-in time and output clock frequency and can also consider advanced clock quality
measures such as jitter. In a further step these on-chip clock measurement circuits
can be used to calibrate the ADPLLs to an optimal design point in a built in
calibration scheme. As example the loop filter coefficients α and β could be adjusted
during system runtime to ensure operation at the point of minimum accumulated
jitter as indicated by the analysis results in Sec. 4.1.4 of this work. Thereby runtime
variations of circuit parameters (e.g. DCO gain Kt) due to temperature drifts could
be tracked. These on-chip measurement and calibration circuits should be ultra-
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compact for low area overhead. Ideally they are located centrally and are re-used
for multiple ADPLLs on the same chip. This also includes the demand to centralize
configuration effort of multiple ADPLLs, for example by using low speed serial
on-chip interfaces for configuration. This helps to reduce the complexity of the
JTAG custom test logic which in this work is individual for each ADPLL instance.
Thereby the gate count of the MPSoC core wrapper logic can be further reduced.
Due to the mainly digital nature of the clock generation circuits of this work, they
are well suited for easy design migration to the next CMOS technology nodes, as
for example 22nm [AAB+12] or 14nm [War11]. Here a general reduction of the
custom design content is desired to allow implementation using highly automated
digital implementation flows, that are able to handle complex physical design rules
including design for manufacturability (DFM), design for yield (DFY) and reliability
aspects [War11].
As result, the approaches of this work have the potential to be extended towards
flexible clocking IP generators for advanced CMOS technology nodes.
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A.1 Jitter Definitions
Jitter describes the uncertainty and fluctuation of timing events in electronic signals
[HWB04] and is a commonly used measure for the purity of clock signals. Based on
this general definition, a wide range of concrete jitter measures exist, which allow
signal quality description based on different target applications (e.g. digital system
clocking, wire line communication, wireless signal transmission). In the following
some relevant jitter definitions for MPSoC clocking applications as used in this work
are summarized. They are derived from [Kun05], [Lee02] and [MR09].
It is {tk} a sequence of times at which positive clock edges occur, as illustrated in
Fig. A.1. Tk is the period of clock cycle k
Tk = tk+1 − tk (A.1)
and the average period of the clock signal is
T = Tk. (A.2)
The absolute jitter is defined as the sequence
{jt,abs(k)} = {tk − k · T} = {
k∑
i=1
(Ti − T )}. (A.3)
Its standard deviation is
σ2t,abs = Var(jt,abs) = j
2
t,abs − jt,abs
2
. (A.4)
The absolute jitter is a critical measure for systems where different clock sources
have to be synchronized [vdTKvR03]. It describes the long term accuracy of clock
signals. In the BBADPLL model as presented in Sec. 4.1.2 of this work the absolute
jitter can be used to describe the standard deviation of the PFD input timing
difference (tref − tdiv), when operating in a DCO jitter dominated regime where
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σ2T,DCO ≫ σ2T,ref .
t
(k − 1)T kT (k + 1)T
tktk−1 tk+1
Figure A.1: Jitter definition
The accumulated jitter over n clock cycles (also called n cycle jitter) is defined as
the time difference between two clock edges with distance n, which is the sum of n
adjacent clock periods Tk with respect to its average value n · T
{jT,acc,n(k)} = {tk+n − tk − n · T}. (A.5)
This jitter metric is self referenced, since it does not depend on an absolute time.
Its variance is
σ2T,acc,n = Var(jT,acc,n) = j
2
T,acc,n − jT,acc,n
2
. (A.6)
The accumulated jitter describes the timing relation between n adjacent clock edges,
which is an important metric for clock data recovery applications, where clock edges
are locked to a data stream and must keep their ideal sampling position over n
cycles until the clock phase is updated again. Also the clock signal specification
for DDR2 and DDR3 memory interfaces defines constraints for the accumulated
jitter. Fig. A.2 illustrates jitter accumulation which leads to increased variation of
the clock edge timing after n cycles.
t
(k − 1)T kT (k + n)T
accumulated jitter
Figure A.2: Accumulated jitter
Period jitter is a special case of accumulated jitter for n = 1. It is defined as
{jT (k)} = {tk+1 − tk − T} = {Tk − T}. (A.7)
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Therefore the period jitter is also called cycle jitter [HWB04]. Its variance reads
σ2T = Var(jT ) = j
2
T − jT
2
. (A.8)
In digital systems the period jitter is the main jitter measure describing the clock
uncertainty with respect logic speed. In clocked digital sequential circuits data is
launched at a first sequential element (e.g. flip flop) at tk and is received at tk+1.
The period jitter thus directly reduces the setup time margin and thereby limits
the maximum operating frequency [Lee02].
The cycle-to-cycle jitter [HWB04] is defined as the difference of two adjacent clock
periods
{jcc} = {Tk+1 − Tk}. (A.9)
The variance of the cycle-to-cycle jitter is
σ2cc = Var(jcc) = j
2
cc − jcc2. (A.10)
Cycle-to-cycle jitter is part of the DDR2 and DDR3 memory interface clock speci-
fication.
For the ADPLL analysis in this work the jitter accumulation is expressed by both
absolute jitter, describing the closed loop noise behavior of the ADPLL and accu-
mulated jitter, which can be measured in the manufactured chips using a sampling
oscilloscope [MR09].
When operating in a DCO noise dominated regime where σ2T,DCO ≫ σ2T,ref the
reference clock jitter can be neglected. In this case the accumulated jitter vari-
ance σT,acc,n for n → ∞ is finite [MR09] since the closed loop ADPLL adjusts the
timing of the DCO such that its phase follows the reference clock signal phase for
fluctuations well below the loop filter bandwidth (e.g. at DC frequency).
Due to the fact that the accumulated jitter of the (divided) DCO signal is self
referenced, whereas the absolute jitter is defined as timing difference between the
(divided) DCO signal edges and the ideal reference clock. As illustrated in Fig. A.3
it is with Eq. A.3 and Eq. A.5
{jT,acc,n(k)} = {jt,abs(k + n)} − {jt,abs(k)}. (A.11)
For large values of n the correlation between the absolute jitter values at jt,abs(k)
and jt,abs(k + n) is negligible. The noise transfer function between of the DCO
169
Appendix A. Appendix
noise to the output node has high-pass characteristics with a gain of |Hnoise|(0) →
−∞ at DC frequencies [MR09] as illustrated in the description of the ADPLL
noise shaping behavior in Sec. 4.1.2. Therefore its impulse response converges to
IFFT(Hnoise)(∞) → 0 for large times, i.e. values of n. The ADPLL is capable to
suppress the absolute jitter at the normalized time k until k+n is reached for large
n. Therefore the variance of the accumulated jitter, as difference of two uncorrelated
absolute jitter values, can be approximated by
σ2T,acc,n→∞ = 2 · σ2t,abs = 2 · σ2∆t,PFD. (A.12)
t
(k − 1)T kT (k + n)T
tktk−1 tk+n
REF CLK
(ideal)
divided DCO CLK
absolute jitter absolute jitter
n cycles
Figure A.3: Relation between absolute and accumulated jitter for ADPLLs with
ideal reference clock
Besides these time domain specifications, the jitter phenomenon can be analyzed in
the frequency domain [HHS08]. This relates to the spectral purity of the clock sig-
nals and are important in applications for wireless data transmission [Ho¨p08]. These
analyses can also be useful when performing system analyses of closed regulation
loops in frequency domain as for example presented in [DD06, DD08, ZTL+09] for
the analysis of BBADPLLs.
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A.2 EDA Tools Used in this Work
Table A.1: Design tools overview
purpose tool
Schematic entry Cadence R© Virtuoso
TM
Layout entry Cadence R© Virtuoso
TM
Layout verification and parasitic extraction Mentor R© Calibre
TM
Analog circuit simulation Cadence R© Spectre
TM
Analog circuit verification and optimization MunEDA R© WiCkeD
TM
Digital circuit simulation Cadence R© NCSim
TM
Mixed-signal circuit simulation Cadence R© AMS designer
TM
Logic synthesis Synopsys R©
DesignCompiler
TM
Place&Route Synopsys R© ICCompiler
TM
STA Synopsys R© PrimeTime
TM
System modeling MATLAB
TM
System modeling GNU Octave
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A.3 Measurement Setups
The implemented ADPLL circuits as presented in Sec. 4.2 and Sec. 4.3 feature
various debug and measurement functionality which can be controlled via a JTAG
interface. This includes:
• Readout of ADPLL controller status information (e.g. current tuning word,
lock status, tuning overflow flags).
• Configuration of the loop filter parameters α and β.
• Configuration of the lock-in detection timing window.
• Configuration (including disable) of the fast-lock in functionality of the 28nm
ADPLL as shown in Sec. 4.3.2.
• Configuration of DCO bias settings for active supply voltage and temperature
compensation and fine tune gain, in case of the 65nm DCO and the number
of always-on tuning switches in case of the 28nm DCO.
• Operation of the DCO in open-loop mode with direct definition of the digital
tuning word. In this mode the lock detection is disabled and the lock bit is
enforced to 1 to open all output clock gates of the ADPLL clock generators.
The output signals of all ADPLL clock generators on the testchips as presented in
Sec. 2.8 can be fed to standard digital low-speed I/O pads which are capable to
transmit signals up to ≈ 200MHz. For high speed signal measurements at least
one ADPLL per testchip is connected to a high-speed LVDS pad which is capable
to transmit clock signals with frequencies higher than 2GHz. Both the NoC clock
output and the core clock output can be multiplexed to the LVDS pad, where the
first option is used for DCO measurements and the second one is employed for
evaluation of the open-loop clock generator. Each ADPLL has a reference bypass
mode where the reference clock can be directly routed to the output.
Fig. A.4 shows the principle measurement setup that has been used for charac-
terization of the testchips ”Tommy”, ”Atlas” and ”Cool28SoC” (with some slight
modifications).
The testchips are mounted on a power supply printed circuit board (PCB) which
have been designed by the Chair of Highly-Parallel VLSI-Systems and Neuromor-
phic Circuits. Fig. A.5 shows the PCB setups for the three testchips measured in
this work. The main supply voltages are generated by PMICs which are controllable
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Figure A.4: Measurement setup
from the host PC. Selected supply voltages for the testchips can be provided di-
rectly from measurement power supplies (e.g. DCO supply voltages). On the PCB
the reference clock is generated. Connectivity to the host PC (via JTAG) and to
additional FPGA boards is provided. The clock output LVDS pads are probed us-
ing a high-speed differential probe device of a digital sampling oscilloscope LeCroy
WavePro 7300a, which allows clock timing measurements with a jitter noise floor
of 3ps rms. Various multimeters allow current and voltage measurements of the
system, e.g. to determine the power consumption of the chip components. The
thermal measurements described in Sec. 3.2 have been executed on ”Atlas” by us-
ing a Peltier Device for active heating and cooling of the testchip.
The measurement equipment is controlled from the host PC over GPIB. This allows
to implement complex measurement tasks as MATLAB scripts which run automat-
ically and capture results.
To estimate the accuracy of the jitter measurements in this work, the measurement
environment must be characterized. The reference clock signal is the time base
for the ADPLL clock generators, as analyzed in Sec. 4.1.4 its jitter influences the
output jitter of the clock generators. Within the test setups the reference clock
jitter is measured by feeding it through the ADPLL clock generators to the LVDS
measurement pad using the bypass mode. Tab. A.2 summarizes the measured
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(a) ”Atlas”
(b) ”Tommy” (c) ”Cool28SoC”
Figure A.5: Testchip PCB photos
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reference clock jitter properties for the three testchip boards.
Table A.2: Reference clock jitter measured through on-chip bypass
testchip Tref [ns] σT,ref [ps] σacc,∞,ref [ps]
”Tommy” 20 7.9 15.7
”Atlas” 20 8.2 16.5
”Cool28SoC” 20 7.5 11.8
In case of the 28nm ADPLL realization on ”Cool28SoC” the internal jitter values
are small compared to the accuracy and noise floor of the on-chip frequency di-
viders, LVDS drivers and the measurement setup components. This is illustrated
in Fig. A.6, where the accumulated jitter σT,acc,n of the 28nm ADPLL is plotted.
Here accumulation is performed using the internal open-loop clock generator as
presented in Sec. 5.1 as frequency divider. The accumulation values for n = 1 and
n = 2 are realized by direct output of the DCO to the LVDS pad and a single
by 2 frequency divider. All these components add jitter, which lead to the fact
that the accumulated jitter does not increase with ∝ √n as it would be expected
for addition of noisy DCO periods with domiating white noise jitter [MR09]. Note
that here the number of accumulated DCO cycles is small compared to the closed
loop regulation behavior of the ADPLL because the loop divider is N = 40. The
expected jitter accumulation characteristics is observed for n > 7. In this region a
curve is fitted to the measurement data and extrapolated to the root DCO period
jitter of σT,DCO ≈ 3ps. The noise floor of the on-chip and off-chip frequency divider
and buffer components is ≈ 8ps rms.
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